

## High-Performance Non-PCI 32-bit 10/100/1000M Gigabit Ethernet Controller

Document No: AX88180/V1.2/5/15/06


### Features

- High-performance non-PCI local bus
  - 16/32-bit SRAM-like host interface
  - Support big/little endian data bus type
  - Large embedded SRAM for packet buffers
    - 32K bytes for receive buffer
    - 8K bytes for transmit buffer
  - Support IP/TCP/UDP checksum offloads
  - Support interrupt with high or low active trigger mode
- Highly-integrated Gigabit Ethernet controller
  - Compatible with IEEE802.3, 802.3u, and 802.3ab standards
  - Support 10/100/1000Mbps data rate
  - Support full duplex operation with 1000Mbps data rate
  - Support full and half duplex operations with 10/100Mbps data rate
  - Support 10/100/1000Mbps N-way Auto-negotiation operation
  - Support IEEE 802.3x flow control for full-duplex operation
- Support 10/100/1000Mbps data rate with RGMII(V2.0) interface
- Support back-pressure flow control for half-duplex operation
- Support packet length set by software
- Support max 4K bytes JUMBO package
- Support Wake-on-LAN function by following events
  - Detection of a change in the network link state
  - Receipt of a Magic Packet
- Support optional EEPROM interface
- Support PCMCIA in 16-bit mode
- Support system reference clock from 40MHz to 100MHz
- Integrated voltage regulator from 3.3V to 2.5V
- 2.5V for core and 3.3V IO with 5V tolerance
- 128-pin LQFP with CMOS process, RoHS package
- US patent approved

### Product Description

The AX88180 is a high-performance and cost-effective non-PCI Gigabit Ethernet controller for various embedded systems including consumer electronics and home network markets that require a higher bandwidth of network connectivity. The AX88180 supports 16/32-bit SRAM-like host interface and Gigabit Ethernet MAC, which is IEEE802.3 10Base-T, IEEE802.3u 100Base-T, and IEEE802.3ab 1000Base-T compatible. The AX88180 supports full-duplex or half-duplex operation at 10/100/1000Mbps speed with auto-negotiation or manual setting. The AX88180 integrates large embedded SRAM for packet buffers to accommodate high bandwidth applications and supports IP/TCP/UDP checksum to offload processing loading from microprocessor/microcontroller in an embedded system

### System Block Diagram



**Always contact ASIX for possible updates before starting a design.**

This data sheet contains new products information. ASIX ELECTRONICS reserves the rights to modify product specification without notice. No liability is assumed as a result of the use of this product. No rights under any patent accompany the sale of the product.

## Target Applications

### Multimedia applications


- Content distribution application
  - ▶ Audio distribution system (Whole-house audio)
  - ▶ Video-over IP solutions, IP PBX and video phone
  - ▶ Video distribution system, multi-room PVR
- Cable, satellite, and IP set-top box
- Digital video recorder
- DVD recorder/player
- High definition TV
- Digital media client/server
- Home gateway
- IPTV for triple play

### Others

- Printer, kiosk, security system
- Wireless router & access point

## Applications

The AX88180, designed with a high-performance RISC CPU, provides a very low cost yet very high-performance embedded networking solution to enable easy and simple LAN or Internet access capability to high-bandwidth multimedia application needs in the Internet era.



---

## Content

<b>1.0 Introduction.....</b>	<b>6</b>
1.1 GENERAL DESCRIPTION .....	6
1.2 AX88180 BLOCK DIAGRAM .....	6
1.3 AX88180 PINOUT DIAGRAM .....	7
<b>2.0 Signal Description .....</b>	<b>8</b>
2.1 SIGNAL TYPE DEFINITION .....	8
2.2 RGMII INTERFACE .....	8
2.3 HOST INTERFACE .....	9
2.4 EEPROM INTERFACE (OPTIONAL) .....	10
2.5 REGULATOR INTERFACE.....	10
2.6 MISCELLANEOUS .....	11
2.7 POWER/GROUND PIN .....	11
<b>3.0 Functional Description .....</b>	<b>12</b>
3.1 HOST INTERFACE .....	12
3.2 SYSTEM ADDRESS RANGE.....	12
3.3 TX BUFFER OPERATION.....	12
3.4 RX BUFFER OPERATION .....	12
3.5 FLOW CONTROL.....	13
3.6 CHECKSUM OFFLOADS AND WAKE-UP .....	13
3.7 FAST-MODE SUPPORT .....	13
3.8 BIG/LITTLE-ENDIAN SUPPORT .....	13
3.9 16-BIT MODE .....	13
3.10 EEPROM FORMAT .....	14
<b>4.0 Register Description.....</b>	<b>15</b>
4.1 CMD--COMMAND REGISTER.....	16
4.2 IMR--INTERRUPT MASK REGISTER .....	16
4.3 ISR--INTERRUPT STATUS REGISTER.....	17
4.4 TX_CFG--TX CONFIGURATION REGISTER.....	18
4.5 TX_CMD--TX COMMAND REGISTER .....	18
4.6 TXBS--TX BUFFER STATUS REGISTER.....	18
4.7 TXDES0--TX DESCRIPTOR0 REGISTER .....	19
4.8 TXDES1--TX DESCRIPTOR1 REGISTER .....	19
4.9 TXDES2--TX DESCRIPTOR2 REGISTER .....	20
4.10 TXDES3--TX DESCRIPTOR3 REGISTER .....	20
4.11 RX_CFG--RX CONFIGURATION REGISTER .....	20
4.12 RXCURT--RX CURRENT POINTER REGISTER .....	21
4.13 RXBOUND--RX BOUNDARY POINTER REGISTER .....	21
4.14 MAC_CFG0--MAC CONFIGURATION0 REGISTER .....	21
4.15 MAC_CFG1--MAC CONFIGURATION1 REGISTER .....	21
4.16 MAC_CFG2--MAC CONFIGURATION2 REGISTER .....	22
4.17 MAC_CFG3--MAC CONFIGURATION3 REGISTER .....	23
4.18 TXPAUT--TX PAUSE TIME REGISTER .....	23
4.19 RXBTHD0--RX BUFFER THRESHOLD0 REGISTER .....	23
4.20 RXBTHD1--RX BUFFER THRESHOLD1 REGISTER.....	23
4.21 RXFULTHD--RX BUFFER FULL THRESHOLD REGISTER .....	24
4.22 MISC--MISC. CONTROL REGISTER .....	24
4.23 MACID0--MAC ID0 REGISTER.....	24
4.24 MACID1--MAC ID1 REGISTER.....	25
4.25 MACID2--MAC ID2 REGISTER.....	25
4.26 TXLEN--TX LENGTH REGISTER.....	25
4.27 RXFILTER--RX PACKET FILTER REGISTER .....	25
4.28 MDIOCTRL--MDIO CONTROL REGISTER.....	26
4.29 MDIODP--MDIO DATA PORT REGISTER .....	26

4.30 GPIO_CTRL--GPIO CONTROL REGISTER .....	26
4.31 RXINDICATOR--RECEIVE INDICATOR REGISTER .....	27
4.32 TXST--TX STATUS REGISTER.....	27
4.33 MDCLKPAT--MDC CLOCK PATTERN REGISTER.....	27
4.34 RXCHKSUMCNT--RX IP/UDP/TCP CHECKSUM ERROR COUNTER .....	28
4.35 RXCRCNT--RX CRC ERROR COUNTER.....	28
4.36 TXFAILCNT--TX FAIL COUNTER.....	28
4.37 PROMDPR--EEPROM DATA PORT REGISTER.....	28
4.38 PROMCTRL--EEPROM CONTROL REGISTER .....	28
4.39 MAXRXLEN--MAX. RX PACKET LENGTH REGISTER .....	29
4.40 HASHTAB0--HASH TABLE0 REGISTER .....	29
4.41 HASHTAB1--HASH TABLE1 REGISTER .....	29
4.42 HASHTAB2--HASH TABLE2 REGISTER .....	30
4.43 HASHTAB3--HASH TABLE3 REGISTER .....	30
4.44 DOGTHD0--WATCH DOG TIMER THRESHOLD0 REGISTER.....	30
4.45 DOGTHD1--WATCH DOG TIMER THRESHOLD1 REGISTER.....	30
4.46 SOFTRST -- Software Reset Register.....	30
<b>5.0 Electrical Specification and Timings.....</b>	<b>32</b>
5.1 DC CHARACTERISTICS .....	32
5.1.1 Absolute Maximum Ratings.....	32
5.1.2 General Operation Conditions.....	32
5.1.3 Leakage Current and Capacitance.....	32
5.1.4 DC Characteristics of 2.5V IO Pins .....	32
5.1.5 DC Characteristics of 3.3V IO Pins .....	32
5.1.6 Power Consumption .....	33
5.1.7 Thermal Characteristics.....	33
5.2 A.C. TIMING CHARACTERISTICS .....	34
5.2.1 Host Clock.....	34
5.2.2 Reset Timing .....	34
5.2.3 Host Single Write Timing.....	34
5.2.4 Host Fast Write Timing.....	35
5.2.5 Host Single Read Timing .....	35
5.2.6 Host Fast Read Timing.....	36
5.2.7 RGMII Clock Timing .....	36
5.2.8 RMII Receive Timing (100Mbps).....	37
5.2.9 RGMII Transmit Timing .....	37
5.2.10 MDIO Timing .....	38
5.2.11 Serial EEPROM Timing.....	38
<b>6.0 Package Information .....</b>	<b>39</b>
<b>Ordering Information.....</b>	<b>40</b>
<b>Appendix.....</b>	<b>41</b>
<b>Revision History.....</b>	<b>42</b>

## List of Figures

Figure 1 : AX88180 block diagram .....	6
Figure 2 : AX88180 pin connection diagram.....	7
Figure 3 : 32-bit mode address mapping.....	12
Figure 4 : data swap block .....	13
Figure 5 : 16-bit mode map block.....	14

## List of Tables

Table 1 : RGMII Interface signals group .....	8
Table 2 : Host Interface signals group .....	9
Table 3 : EEPROM Interface signals group.....	10
Table 4 : Regulator signals group .....	10
Table 5 : Miscellaneous signals group .....	11
Table 6 : Power/Ground pins group .....	11
Table 7 : MAC Register Mapping.....	15

## 1.0 Introduction

### 1.1 General Description

The AX88180, SRAM-like 16/32-bit local bus to Gigabit Ethernet bridge, supports a 10/100/1000 Mbps port with RGMII(V2.0) interface in wire-speed operation. AX88180 supports RGMII (802.3ab, 1000Base-T) interface with full-duplex operation at gigabit speed and full-duplex or half-duplex operation at 10/100 Mbps speed.

The AX88180 has two built-in synchronous SRAM for buffering packet. The one is 32K bytes for receiving packets from Ethernet PHY; the other is 8K-bytes for transmitting packets from host system to Ethernet PHY. The AX88180 also has 256 bytes built-in configuration registers. For software programming, the total address space used in AX88180 is 64K in 32-bit mode and 16K bytes in 16-bit mode.

Because AX88180 is a SRAM-like device, AX88180 could be treated as a SRAM device and be attached to SRAM controller of system. Therefore, system can execute DMA cycles to gain the highest performance.

AX88180 needs 2 clock sources. One is the same to host system clock, and the operating frequency is from 40 MHz to 100M MHz. The other is 125Mhz for AX88180 running in RGMII mode.

### 1.2 AX88180 Block Diagram





Figure 1 : AX88180 block diagram

### 1.3 AX88180 Pinout Diagram

The AX88180 is housed in the 128-pin LQFP package.



## 2.0 Signal Description

### 2.1 Signal Type Definition

I3:	Input, 3.3V with 5V tolerance
I2:	Input, 2.5V with 3.3V tolerance
O3:	Output, 3.3V
O2:	Output, 2.5V
IO3:	Input/Output, input 3.3V with 5V tolerance
TSO:	Tri-State Output
OD:	Open Drain allows multiple devices to share as a wire-OR
PD:	Internal 75K Pull Down
PU:	Internal 75K Pull Up
GND:	Digital Ground
VCC3:	3.3V power
VCC2:	2.5V power
I:	Input only
O:	Output only
IO:	Input/Output

### 2.2 RGMII Interface

**Table 1 : RGMII Interface signals group**

Pin Name	Type	Pin NO	Pin Description
CLK125	I3	51	Free running clock 125MHz from OSC or PHY.
TXEN	O2, 12mA	66	Transmit Enable: TXEN is transition synchronously with respect to the rising and falling edge of TXCX. TXEN indicates that the port is presenting nibbles on TXD [3:0] for transmission.
TXD[3:0]	O2, 12mA	61,62,63,65	Transmit Data: TXD[3:0] is transition synchronously with respect to the rising and falling edge of TXCX. In rising edge TXD[3:0] is as general TD[3:0] and falling edge TXD[3:0] is as TD[7:4]. TD[7:0] is used in AX88180 as byte unit.
TXCX	O2, 12mA	68	125MHz Clock Output: It is a continuous 125 MHz clock Output to Giga-PHY operating at 1000BASE-T. That is, it is a timing reference for TXEN and TXD[3:0]
GTCLK	O2, 12mA	67	125MHz Clock Output: It is a continuous 125 MHz clock output. This clock is mainly for adjustment the timing if TXCX is not available. For normal operation, let this pin to be floated if design has used TXCX as reference clock.
RXCLK	I2	71	Receive Clock: RXCLK is a continuous clock that provides the timing reference for RXDV, RXD[3:0]. This clock is provided from PHY.
RXD[3:0]	I2	77,76,75,74	Receive Data: RXD[3:0] is driven by the PHY synchronously with respect to RXCLK. In rising edge RXD[3:0] is as RD[3:0] and falling edge is as RD[7:4]. RD[7:0] is used in AX88180 as byte unit.
RXDV	I2	70	Receive Data Valid: RXDV is driven by the PHY synchronously with respect to RXCLK in rising and falling edge. It is asserted high when valid data is present on RXD [3:0].
COL	I2	80	Collision: This signal is driven by PHY when collision is detected.
CRS	I2	79	Carrier Sense: Asynchronous signal CRS is asserted by the PHY when either the transmit or



			receive medium is non-idle.
MDIO	I/O2, PU, 8mA	59	Station Management Data Input /Output: Serial data input/Output transfers from/to the PHY. The transfer protocol conforms to the IEEE 802.3u MII specification.
MDC	O2, 8mA	58	Station Management Data Clock: The timing reference for MDIO. All data transfers on MDIO are synchronized to the rising edge of this clock.
PHYINTN	I2	46	Interrupt signal from PHY, active low.
TXCLK	I3	69	A clock from Giga-PHY operates in MII mode. If Giga-PHY provides clock for 10/100M in MII mode, AX88180 can use this pin as reference clock. Pull down this pin if design does not use MII interface.

## 2.3 Host Interface

**Table 2 : Host Interface signals group**

Pin Name	Type	Pin NO	Pin Description
INTN	TSO, 8mA	102	Interrupt to host system When the polarity is active high, this signal must be pulled low, otherwise pulled high in active low environment. Software set the bit6 of command register (CMD) to response the polarity.
RST N	I3	103	Reset signal: active low.
HCLK	I3	104	System Clock. The reference frequency is from 40MHz to 100MHz
WAKEUP	TSO, 8mA	115	Wake-up signal to system. When the polarity is active high, this signal must be pulled low, otherwise pulled high in active low environment. Software set the bit0 of command register (CMD) to response the polarity.
HD0	IO3, 8mA	19	Data bus bit0.
HD1	IO3, 8mA	18	Data bus bit1.
HD2	IO3, 8mA	17	Data bus bit2.
HD3	IO3, 8mA	16	Data bus bit3.
HD4	IO3, 8mA	15	Data bus bit4.
HD5	IO3, 8mA	14	Data bus bit5.
HD6	IO3, 8mA	12	Data bus bit6.
HD7	IO3, 8mA	11	Data bus bit7.
HD8	IO3, 8mA	10	Data bus bit8.
HD9	IO3, 8mA	9	Data bus bit9.
HD10	IO3, 8mA	7	Data bus bit10.
HD11	IO3, 8mA	6	Data bus bit11.
HD12	IO3, 8mA	5	Data bus bit12.
HD13	IO3, 8mA	3	Data bus bit13.
HD14	IO3, 8mA	2	Data bus bit14.
HD15	IO3, 8mA	128	Data bus bit15.
HD16	IO3, 8mA	127	Data bus bit16, internal pull low. *Note
HD17	IO3, 8mA	126	Data bus bit17, internal pull low.
HD18	IO3, 8mA	125	Data bus bit18, internal pull low.
HD19	IO3, 8mA	124	Data bus bit19, internal pull low.
HD20	IO3, 8mA	122	Data bus bit20, internal pull low.
HD21	IO3, 8mA	121	Data bus bit21, internal pull low.
HD22	IO3, 8mA	120	Data bus bit22, internal pull low.
HD23	IO3, 8mA	118	Data bus bit23, internal pull low.
HD24	IO3, 8mA	116	Data bus bit24, internal pull low.
HD25	IO3, 8mA	114	Data bus bit25, internal pull low.
HD26	IO3, 8mA	113	Data bus bit26, internal pull low.

HD27	IO3, 8mA	112	Data bus bit27, internal pull low.
HD28	IO3, 8mA	111	Data bus bit28, internal pull low.
HD29	IO3, 8mA	110	Data bus bit29, internal pull low.
HD30	IO3, 8mA	109	Data bus bit30, internal pull low.
HD31	IO3, 8mA	108	Data bus bit31, internal pull low.
HA1	I3	42	Address bus bit1.
HA2	I3	41	Address bus bit2.
HA3	I3	34	Address bus bit3.
HA4	I3	33	Address bus bit4.
HA5	I3	32	Address bus bit5.
HA6	I3	31	Address bus bit6.
HA7	I3	30	Address bus bit7.
HA8	I3	29	Address bus bit8.
HA9	I3	28	Address bus bit9.
HA10	I3	26	Address bus bit10.
HA11	I3	25	Address bus bit11.
HA12	I3	24	Address bus bit12.
HA13	I3	23	Address bus bit13.
HA14	I3	22	Address bus bit14.
HA15	I3	21	Address bus bit15.
WEN	I3	44	Data Write Enable: WEN is driven by host site, and it is active low.
CSN	I3	45	Chip Select Enable. CSN is driven by host site. It is active low.
OEN	I3	43	Data Output Enable: OEN is driven by the host site, and it is active low.

Note: Pull-down will be disabled in 32-bit mode.

## 2.4 EEPROM Interface (Optional)

**Table 3 : EEPROM Interface signals group**

Pin Name	Type	Pin No.	Pin Description
EECLK	O3, 12mA	47	A low speed clock to EEPROM
EECS	O3, 12mA	48	Chip select to EEPROM device.
EEDI	O3, 12mA	49	Data to EEPROM, valid in EECS is high and EECLK in rising edge.
EEDO	I3, PD	50	Data from EEPROM

## 2.5 Regulator Interface

**Table 4 : Regulator signals group**

Pin Name	Type	Pin No.	Pin Description
VCC33R	VCC3	37	3.3V power to internal regulator
GNDR	GND	36	Ground pin for internal regulator
REG_EN	I3	39	High to enable internal regulator. Low to disable internal regulator.
V25OUT	O2	38	2.5V output from internal regulator, max 250mA, when REG_EN pin is high.

## 2.6 Miscellaneous

**Table 5 : Miscellaneous signals group**

Pin Name	Type	Pin No.	Pin Description
GPIO0	IO3, 12mA, PD	55	General Purpose pin. In reset stage this pin defines chip operates in 16 or 32-bit mode. Pull-low is for 32-bit mode and pull-high (by 4.7K) is for 16-bit mode. If this pin is floating, it will be as default for 32-bit mode.
GPIO1	IO3, 12mA, PD	54	General Purpose pin. In reset stage this pin defines chip operates in little-endian or big-endian mode. Pull-low is little-endian mode and pull-high is big-endian mode. If this pin is floating, it will as default for little-endian mode.
TEST0	I3, PD	52	Connect to ground for normal operation.
TEST1	I3, PD	53	Connect to ground for normal operation.
TEST2	I3	83	Connect to ground for normal operation.
TEST3	I3	84	Connect to ground for normal operation.
TEST4	I3	88	Pull-low for normal operation
TEST5	I3	91	Connect to ground for normal operation.
TEST6	I	97	Pull-high for normal operation
NC	O	90,93,94	No connection

## 2.7 Power/ground pin

**Table 6 : Power/Ground pins group**

Pin Name	Type	Pin No.	Pin Description
VCC33	VCC3	1,13,40, 105, 119	3.3V power pins
VCC25	VCC2	4,20,27,35,57,60,64,72,78,81,85,89,96,98,100,107, 117,123	2.5V power pins
GND	GND	8,56,73,82,86,87,92,95,99,101,106	Ground pins

### 3.0 Functional Description

#### 3.1 Host Interface

AX88180 supports a very simple SRAM-like interface. There are only 3 control signals to operate the read or write. For write operation, host activates CSN and WEN to low with address and data bus. AX88180 will decode and latch the data into internal buffer. For normal operation, the WEN needs at least 4 clocks duration for one 32/16-bit write operation. The CSN can always be driven, but WEN must at least be de-asserted 1 clock before next access. For read operation, host asserts CSN and OEN at least 4 clocks to AX88180, the data will be valid after 3 clocks. The detailed timing information can be found in section 5.

#### 3.2 System Address Range

AX88180 is suitable to attach to SRAM controller, so it needs 64K memory space for operation. The designer can allocate any block (64K) in system space. From offset 0000h to 7FFFh is for RX operation, and offset 8000h to FBFFh is for TX operation. The internal configuration register of AX88180 is allocated in offset FC00h to FCFFh. Below is the mapping of addressing.




Figure 3 : 32-bit mode address mapping

#### 3.3 TX Buffer Operation

AX88180 employs 4 descriptors to maintain transmit information, such as packet length, start bit. These descriptors are located in offset FC20h, FC24h, FC28h and FC2Ch. Driver can choose any descriptor whenever there is data need to be transmitted. Since there are only 4 descriptors, upon running out of descriptors, driver must wait for the descriptor is to be released by AX88180.

#### 3.4 RX Buffer Operation

AX88180 is built a 32K SRAM for RX operation. It utilizes ring structure to maintain the input data from PHY and read out to host. There are two pointer registers located in offset FC34h and FC38h. AX88180 will maintain RXBOUND0 register. Upon it receives a valid packet from PHY it will update RXBOUND0 according to the packet length. Driver reads data from AX88180 and maintains the RXBOUND1 register. When driver finishes reading packet, it must update RXBOUND1 according to the packet length. AX88180 utilizes RXBOUND0 and RXBOUND1 to provide receive buffer status, full or empty.

### 3.5 Flow Control

In full duplex mode, AX88180 supports the standard flow control mechanism defined in IEEE 802.3x standard. It enables the stopping of remote node transmissions via a PAUSE frame information interaction. When space of the packet buffer is less than the threshold values (RXBTHD0, RXBTHD1), AX88180 will send out a PAUSE-ON packet to stop the remote node transmission. And then AX88180 will send out a PAUSE-OFF packet to inform the remote node to retransmit packet if it has enough space to receive packets.

### 3.6 Checksum Offloads and Wake-up

To reduce the computing loading of CPU, AX88180 is built checksum operator for IP, UDP or TCP packet. AX88180 will detect the packet whether it is IP, UDP or TCP packet. If it is an IP packet, AX88180 will calculate the checksum of header and put the result in checksum filed of IP. Then it continuously checks the packet whether it is UDP or TCP. It will perform the checksum operation whenever it is a UDP or TCP packet. AX88180 also automatically skip the VLAN tag when checksum is executed. AX88180 also supports to detect magic packet or link-up to wake up system when system is in sleep state.

### 3.7 Fast-Mode support

To improve the throughput in embedded system, AX88180 supports fast-mode for TX/RX buffer access. Host can access AX88180 by driving CSN to low and toggle WEN (write) or OEN (read). AX88180 can support the burst until whole packet access. The access timing can refer to section 5.2.4 and 5.2.6. This mechanism is only for TX/RX buffer access. For configuration register access, it must use single-burst.

### 3.8 Big/Little-endian support

AX88180 supports “Big” or “Little” endian data format. The default is Little-endian. Designer can pull-up GOIO1 pin to high to swap the data format. Below table can depict the relation. This swap is only valid in 32-bit mode.




Figure 4 : data swap block

### 3.9 16-bit Mode

AX88180 also supports 16-bit mode operation. AX88180 will request a 16K bytes space for TX, RX and register access. The mapping mechanism can refer to below block. Firstly, the driver requests a 16K bytes space from system then sets the new mapped address to base + 6 to map window base. Secondly, driver sets base address to ‘1’ to start decoding.

#### MEMBASE--Memory base Address

Field	Name	Type	Default	Description
15:1	-	R/W	All 0's	Reserved.
0	DECODE_EN	R/W	0	16-bit decode enable Set to '1' to start decoding.

#### MEMBAS6--Memory base Address + 6

Field	Name	Type	Default	Description
15:8	-	R/W	8'h00	Reserved.
7:0	WINSIZE	R/W	8'h00	Window Base Pointer. (MSB only in 16-bit offset address) This field defines another new windows base address for TX, RX and register access. The total size is 8K bytes. TX areas occupy 3840 bytes Registers occupy 256 bytes.

Note: This address defines the window used in TX, RX and registers accessed in 16-bit mode. Refer to below mapping mechanism.




Figure 5 : 16-bit mode map block

Next example is to explain the address translation. If the starting address 24'h20\_0000 is allocated to hardware then driver sets 16'h1000 to address 24'h20\_0006. The new base address will be 24'h20\_1000 now. The TX areas will be from 24'h20\_1000 to 24'h20\_1EFF. The registers range will be from 24'h20\_1F00 to 24'h20\_1FFF. The RX areas will be from 24'h20\_2000 to 24'h20\_2FFF. (Note: AX88180 only decodes low 16-bit offset address)

### 3.10 EEPROM Format

AX88180 will auto-load data from EEPROM device after hardware reset. If the EEPROM device is not attached, the loading operation will be discarded. The EEPROM mainly provides MAC address information and CIS information if it is used in PCMCIA environment. Below table is the format if EEPROM device is employed. Note: If the address of MAC is 48'h123456789ABC then the MACID0 will be 16'h9ABC, MACID1=16'h5678 and MACID2=16'h1234.

Address	16bits data Description
0	Pointer to CIS area start address. Set this field to 16'h0070 to shorten the download eeprom if there is no CIS needed.
1	MACID0 data
2	MACID1 data
3	MACID2 data
4	Reserved, keep all 0's
5	Bit0: 1= PCMCIA, 0 = Non-PCMCIA 16-bit mode Bit1: muts be '0' Bit2: 1 = set Rgmii mode by eeprom, 0 = none. (The setting will be clean when software resets) Bit3: 1 = set Giga mode by eeprom, 0=none (The setting will be clean when software resets) Others bits muts set to 0s
6 ~ 11	Reserved, keep all 0's
12 ~ 127	CIS area, if AX88180 is used in PCMCIA system, otherwise set them to all '1s' or all '0s'

## 4.0 Register Description

There are some registers located from FC00h to FCFFh. All of the registers are 32-bit boundary alignment, but only low 16-bit are available (exception FC54h). For reserved bits, don't set them in normal operation.

**Table 7 : MAC Register Mapping**

Offset	Name	Description	Default value
FC00h	CMD	Command Register	32'h0000_0201
FC04h	IMR	Interrupt Mask Register	32'h0000_0000
FC08h	ISR	Interrupt Status Register	32'h0000_0000
FC10h	TX_CFG	TX Configuration Register	32'h0000_0040
FC14h	TX_CMD	TX Command Register	32'h0000_0000
FC18h	TXBS	TX Buffer Status Register	32'h0000_0000
FC20h	TXDES0	TX Descriptor0 Register	32'h0000_0000
FC24h	TXDES1	TX Descriptor1 Register	32'h0000_0000
FC28h	TXDES2	TX Descriptor2 Register	32'h0000_0000
FC2Ch	TXDES3	TX Descriptor3 Register	32'h0000_0000
FC30h	RX_CFG	RX Configuration Register	32'h0000_0101
FC34h	RXCURT	RX Current Pointer Register	32'h0000_0000
FC38h	RXBOUND	RX Boundary Pointer Register	32'h0000_07FF
FC40h	MAC_CFG0	MAC Configuration0 Register	32'h0000_8157
FC44h	MAC_CFG1	MAC Configuration1 Register	32'h0000_6000
FC48h	MAC_CFG2	MAC Configuration2 Register	32'h0000_0100
FC4Ch	MAC_CFG3	MAC Configuration3 Register	32'h0000_060E
FC54h	TXPAUT	TX Pause Time Register	32'h001F_E000
FC58h	RXBTHD0	RX Buffer Threshold0 Register	32'h0000_0300
FC5Ch	RXBTHD1	RX Buffer Threshold1 Register	32'h0000_0600
FC60h	RXFULTHD	RX Buffer Full Threshold Register	32'h0000_0100
FC68h	MISC	Misc. Control Register	32'h0000_0013
FC70h	MACID0	MAC ID0 Register	32'h0000_0000
FC74h	MACID1	MAC ID1 Register	32'h0000_0000
FC78h	MACID2	MAC ID2 Register	32'h0000_0000
FC7Ch	TXLEN	TX Length Register	32'h0000_05FC
FC80h	RXFILTER	RX Packet Filter Register	32'h0000_0004
FC84h	MDIOCTRL	MDIO Control Register	32'h0000_0000
FC88h	MDIODP	MDIO Data Port Register	32'h0000_0000
FC8Ch	GPIO_CTRL	GPIO Control Register	32'h0000_0003
FC90h	RXINDICATOR	Receive Indicator Register	32'h0000_0000
FC94h	TXST	TX Status Register	32'h0000_0000
FCA0h	MDCLKPAT	MDC Clock Pattern Register	32'h0000_8040
FCA4h	RXCHKSUMCNT	RX IP/UDP/TCP Checksum Error Counter	32'h0000_0000
FCA8h	RXCRCNT	RX CRC Error Counter	32'h0000_0000
FCACH	TXFAILCNT	TX Fail Counter	32'h0000_0000
FCB0h	PROMDPR	EEPROM Data Port Register	32'h0000_0000
FCB4h	PROMCTRL	EEPROM Control Register	32'h0000_0000
FCB8h	MAXRXLEN	MAX. RX packet Length Register	32'h0000_0600
FCC0h	HASHTAB0	Hash Table0 Register	32'h0000_0000
FCC4h	HASHTAB1	Hash Table1 Register	32'h0000_0000
FCC8h	HASHTAB2	Hash Table2 Register	32'h0000_0000
FCCCh	HASHTAB3	Hash Table3 Register	32'h0000_0000
FCE0h	DOGTHD0	Watch Dog Timer Threshold0 Register	32'h0000_FFFF
FCE4h	DOGTHD1	Watch Dog Timer Threshold1 Register	32'h0000_0000
FCEC	SOFTTRST	Software Reset Register	32'h0000_0003



#### 4.1 CMD--Command Register

Offset Address = FC00h

Default = 32'h0000\_0201

Field	Name	Type	Default	Description
31:16	-	R/W	All 0's	Reserved
15	RXVLAN	R/W	0	RX VLAN indicator Driver enables this bit to indicate AX88180 that the received packet will include 4 bytes VLAN tag, AX88180 will skip 4 bytes when it calculates the checksum of IP, TCP or UDP packet. 1 = enable 0 = disable
14	TXVLAN	R/W	0	TX VLAN indicator Driver enables this bit to indicate AX88180 that the transmitted packet will include 4 bytes VLAN tag, AX88180 will skip 4 bytes when it calculates the checksum of IP, TCP or UDP packet. 1 = enable 0 = disable
13:10	-	R/W	All 0's	Reserved
9	RXEN	R/W	1	RX Function Enable When this bit is enabled, MAC starts to receive packets. 1 = enable 0 = disable
8	TXEN	R/W	0	TX Function Enable When this bit is enabled, MAC could start to transmit packet to Ethernet. 1 = enable 0 = disable
7	-	R/W	0	Reserved
6	INTMOD	R/W	0	Interrupt Active Mode Driver sets this bit to indicate AX88180 the interrupt of system is activated high or low. 1: Active high 0: Active low
5:1	-	R/W	All 0's	Reserved
0	WAKEMOD	R/W	1	WAKEUP pin polarity Driver sets this bit to indicate AX88180 the polarity of system wake-up signal is activated high or low. 1: Active high 0: Active low

#### 4.2 IMR--Interrupt Mask Register

Offset Address = FC04h

Default = 32'h0000\_0000

Field	Name	Type	Default	Description
31:6	-	R	All 0's	Reserved
5	PHYMASK	R/W	0	PHY interrupt Mask When this bit is enabled, an interrupt request from PHY set in bit 5 of Interrupt Status Register will make AX88180 to issue an interrupt to host. 1 = enable 0 = disable
4	PRIM	R/W	0	Packet Received Interrupt Mask When this bit is enabled, a received interrupt request set in bit 4 of Interrupt Status Register will make AX88180 to issue an interrupt to host. 1 = enable



				0 = disable
3	PTIM	R/W	0	Packet Transmitted Interrupt Mask When this bit is enabled, a transmitted interrupt request set in bit 3 of Interrupt Status Register will make AX88180 issue an interrupt to host. 1 = enable 0 = disable
2	-	R/W	0	Reserved
1	DOGIM	R/W	0	Watch Dog Timer Interrupt Mask When this bit is enabled, a watch dog timer expired interrupt request set in bit1 of Interrupt Status Register will make AX88180 to issue an interrupt to host 1 = enable 0 = disable
0	RXFULIM	R/W	0	RX Buffer Full Interrupt Mask When this bit is enabled, a RX buffer full interrupt request set in bit 0 of Interrupt Status Register will make AX88180 to issue an interrupt to host. 1 = enable 0 = disable

### 4.3 ISR--Interrupt Status Register

Offset Address = FC08h

Default = 32'h0000\_0000

Field	Name	Type	Default	Description
31:6	-	R	All 0's	Reserved
5	PHYIG	R/W	0	PHY Interrupt Generation If this bit is set to '1', it means there is an interrupt request from PHY. AX88180 will forward this interrupt to system. Meantime driver should poll PHY and adopt proper procedure. Write '1' to this bit to clear this request status. 1 = have interrupt request 0 = no interrupt request
4	RPIG	R/W	0	Receive Packet Interrupt Generation If this bit is set to '1', it means AX88180 receives a packet or (packets) from PHY. The packet is kept in RX buffer. Write '1' to this bit to clear this request status. 1 = have received packet 0 = no received packet
3	FTPI	R/W	0	Finish Transmitting Packet Interrupt If this bit is set to '1', it means AX88180 had transmitted packet to PHY. Write '1' to this bit to clear this request status. 1 = finish transmission 0 = none
2	-	R/W	0	Reserved
1	WDTEI	R/W	0	Watch Dog Timer Expired Interrupt If this bit is set to '1', it means the WATCH DOG timer is expired. AX88180 will issue an interrupt to host. Write '1' to this bit to clear this request status. The expired duration can refer to DOGTHD0 and DOGTHD1 registers. 1 = timer expired happens 0 = none
0	RXFULI	R/W	0	RX Buffer Full Interrupt If this bit is set to '1' it means RX buffer is full and no more packets will be received until packets are read out. Write '1' to this bit to clear this request status. 1 = RX buffer full 0 = None

#### 4.4 TX\_CFG--TX Configuration Register

Offset Address = FC10h

Default = 32'h0000\_0040

Field	Name	Type	Default	Description
31:7	-	R	All 0's	Reserved
6	TXCRCAP	R/W	1	TXCRC Auto-Append When this bit is enabled, AX88180 will append CRC to the transmitted packet in FCS field. 1 = enable 0 = disable
5	-	R/W	0	Reserved.
4	TXCHKSUM	R/W	0	TX Checksum Generation When this bit is enabled, AX88180 will append checksum to the transmitted packet that is IP or TCP or UDP packet. 1 = enable 0 = disable
3:2	-	R	2'b00	Reserved
1:0	TXDS	R	2'b00	TX Description Status AX88180 reports which descriptor is transmitted now Default: 2'b00

#### 4.5 TX\_CMD--TX Command Register

Offset Address = FC14h

Default = 32'h0000\_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15	HWI	R/W	0	Host Writes Indication Before host begins to send a packet to TX buffer, this bit should be set. At the end of host writes the packet, this bit should be cleared by software. 1 = Start Writing 0 = End Writing
14:13	TXDP	R/W	2'b00	TX Descriptor Pointer To specify which TX descriptor to be written.
12	-	R/W	0	Reserved
11:0	DATALEN	R/W	All 0's	Byte Count. Data length is written to transmitted buffer.

#### 4.6 TXBS--TX Buffer Status Register

Offset Address = FC18h

Default = 32'h0000\_0000

Field	Name	Type	Default	Description
31:4	-	R	All 0's	Reserved
8	INTXDS	R	0	Internal TX descriptor status. This bit reports the TX descriptor status. When there is data not to be transmitted, this bit will be set to '1' otherwise it will be '0' 1 = have data in TX buffer 0 = all data are transmitted to PHY
7:6	-	R	2'b00	Reserved
5:4	TXDUSE	R	2'b00	TX Descriptor In Transmitting These status bits indicate which descriptor is transmitting now. 00: Descriptor 0 in transmitting

				01: Descriptor 1 in transmitting 10: Descriptor 2 in transmitting 11: Descriptor 3 in transmitting
3	TXD3O	R/W	0	TX Descriptor3 Occupied Driver set this bit to '1' to indicate that it had used TX descriptor3. When the transmission is finished, AX88180 will auto-clear this bit.
2	TXD2O	R/W	0	TX Descriptor2 Occupied Driver set this bit to '1' to indicate that it had used TX descriptor2. When the transmission is finished, AX88180 will auto-clear this bit.
1	TXD1O	R/W	0	TX Descriptor1 Occupied Driver set this bit to '1' to indicate that it had used TX descriptor1. When the transmission is finished, AX88180 will auto-clear this bit.
0	TXD0O	R/W	0	TX Descriptor0 Occupied Driver set this bit to '1' to indicate that it had used TX descriptor0. When the transmission is finished, AX88180 will auto-clear this bit.

#### 4.7 TXDES0--TX Descriptor0 Register

Offset Address = FC20h

Default = 32'h0000\_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15	TXD0_EN	R/W	0	Transmit TX descriptor0 If this bit is enabled, MAC will begin to transmit data that are stored in TX buffer. In former, driver had already written data that is assigned to TX descriptor0 to TX buffer. This bit will be cleared by hardware when MAC finished the transmission. 1= enable 0= disable
14:13	-	R	2'b00	Reserved
12:0	TXD0_LEN	R/W	All 0's	TX packet length (unit: byte) Driver set this field to indicate AX88180 how many bytes will be transmitted.

#### 4.8 TXDES1--TX Descriptor1 Register

Offset Address = FC24h

Default = 32'h0000\_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15	TXD1_EN	R/W	0	Transmit TX descriptor1 If this bit is enabled, MAC will begin to transmit data that are stored in TX buffer. In former, driver had already written data that is assigned to TX descriptor1 to TX buffer. This bit will be cleared by hardware when MAC finished the transmission. 1= enable 0= disable
14:13	-	R	2'b00	Reserved
12:0	TXD1_LEN	R/W	All 0's	TX packet length (unit: byte) Driver set this field to indicate AX88180 how many bytes will be transmitted.

#### 4.9 TXDES2--TX Descriptor2 Register

Offset Address = FC28h

Default = 32'h0000\_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15	TXD2_EN	R/W	0	Transmit TX descriptor2 If this bit is enabled, MAC will begin to transmit data that are stored in TX buffer. In former, driver had already written data that is assigned to TX descriptor2 to TX buffer. This bit will be cleared by hardware when MAC finished the transmission. 1= enable 0= disable
14:13	-	R	2'b00	Reserved
12:0	TXD2_LEN	R/W	All 0's	TX packet length (unit: byte) Driver set this field to indicate AX88180 how many bytes will be transmitted.

#### 4.10 TXDES3--TX Descriptor3 Register

Address = FC2Ch

Default = 32'h0000\_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15	TXD3_EN	R/W	0	Transmit TX descriptor3 If this bit is enabled, MAC will begin to transmit data that are stored in TX buffer. In former, driver had already written data that is assigned to TX descriptor3 to TX buffer. This bit will be cleared by hardware when MAC finished the transmission. 1= enable 0= disable
14:13	-	R	2'b00	Reserved
12:0	TXD3_LEN	R/W	All 0's	TX Packet Length (unit: byte) Driver set this field to indicate AX88180 how many bytes will be transmitted.

#### 4.11 RX\_CFG--RX Configuration Register

Offset Address = FC30h

Default = 32'h0000\_0101

Field	Name	Type	Default	Description
31:9	-	R	All 0's	Reserved
8	RXBME	R/W	1	RX Buffer Monitor Enable When this bit is enabled, MAC will monitor the status of receive buffer. 1 = enable 0 = disable
7:5	-	R/W	3'b000	Reserved.
4	RXCHKSUM	R/W	0	RX Packet TCP/IP Checksum When this bit is set, AX88180 will check the checksum of the received packet that is IP, TCP or UDP packet. If there is checksum error, AX88180 will drop the packet and RXCHKSUMCNT counter will add 1. 1 = enable 0 = disable
3:1	-	R/W	3'b000	Reserved
0	RXBUFPRO	R/W	1	RX Buffer Protection When this bit is enabled, MAC will protect the RX buffer to avoid overrun. For normal operation, this bit should be enabled in initial stage. 1= enable

				0= disable
--	--	--	--	------------

#### 4.12 RXCURT--RX Current Pointer Register

Offset Address = FC34h

Default = 32'h0000\_0000

Field	Name	Type	Default	Description
31:11	-	R	All 0's	Reserved
10:0	RXCURPTR	R/W	All 0's	RX Line Current Pointer. Point to the last line that will be written by hardware. The unit of line is 16 bytes. AX88180 will maintain this register.

#### 4.13 RXBOUND--RX Boundary Pointer Register

Offset Address = FC38h

Default = 32'h0000\_07FF

Field	Name	Type	Default	Description
31:11	-	R	All 0's	Reserved
10:0	RXBUNPTR	R/W	11'h7FF	RX Line Boundary Pointer. Point to the last line that has been read by driver. The unit of line is 16 bytes. When driver finished reading packet from RX buffer, it must update this field.

#### 4.14 MAC\_CFG0--MAC Configuration0 Register

Offset Address = FC40h

Default = 32'h0000\_8157

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15	SPEED100	R/W	1	Line Speed Mode When this bit is enabled and bit12 of MAC_CFG1 is disabled, MAC will operate in 100Mbps mode otherwise it operates in 10Mbps speed. If bit12 of MAC_CFG1 is enabled, this bit will be ignored
14	-	R/W	0	Reserved, this bit must set to 0 for normal operation
13	-	R/W	0	Reserved, this bit must set to 0 for normal operation.
12	RXFLOW	R/W	0	RX Flow Control If this bit and bit8 of RX_CFG are enabled, MAC will perform flow control and send pause on/off frame when the available space of receive buffer is less than the value of RXBTHD0. 1 = enable 0 = disable
11	-	R/W	0	Reserved, this bit must set to 0 for normal operation.
10:4	IPG100	R/W	7'h15	Inter Packet Gap (IPG) for 10/100M This field defines the back-to-back transmit packet gap for 10/100M.
3:0	IPG1000	R/W	4'h7	Inter Packet Gap for 1000M This field defines the back-to-back transmit packet gap for 1000M only.

#### 4.15 MAC\_CFG1--MAC Configuration1 Register

Offset Address = FC44h

Default = 32'h0000\_6000

Field	Name	Type	Default	Description
31:15	-	R	All 0's	Reserved
14	PUSRULE	R/W	1	Pause Frame Check Rule When this bit is set, AX88180 accepts pause frame that DA can be any value. 1 = don't check DA field. 0 = check DA is equal to "01 80 C2 00 00 01"
13	CRCCHK	R/W	1	Check CRC of received Packet. When this bit is enabled, AX88180 will drop any CRC error packet. 1 = enable 0 = disable
12	GIGA_EN	R/W	0	Gigabit Mode Enable When this bit is enabled, MAC will operate in 1000Mbps mode. 1 = enable 0 = disable
11	RXJUMBO	R/W	0	RX Jumbo Enable When this bit is enabled, MAC will receive jumbo package 1 = enable 0 = disable
10:7	-	R/W	4'b0000	Length Limit of received Jumbo package This field defines the maximum length of received jumbo package. 4'b0001: 1K bytes 4'b0010: 2K bytes 4'b0011: 3K bytes ----- 4b'1110: 14K bytes 4b'1111: 15K bytes
6	DUPLEX	R/W	0	Duplex Mode. 1 = Full-Duplex mode 0 = Half-Duplex mode
5	TXFLW_EN	R/W	0	TX Flow Enable When this bit is enabled, MAC will block the transmitted operation when it captures pause frame from Ethernet. The re-transmission will be activated until the waiting time is expired. 1 = enable 0 = disable
4:2	-	R/W	3'b0000	Reserved, must set to '0s' for normal operation
1	RGMIIEN	R/W	0	RGMII Mode Enable When this bit is enabled, AX88180 will operate in RGMII interface. Driver must set external PHY to RGMII mode and enable this bit in initial stage. Driver also must set RGMII interface of external PHY with add-delay timing in its internal. 1 = enable 0 = disable
0	-	R/W	0	Reserved, must set to '0s' for normal operation

#### 4.16 MAC\_CFG2--MAC Configuration2 Register

Offset Address = FC48h

Default = 32'h0000\_0100

Field	Name	Type	Default	Description
15:8	-	R/W	8'h01	Reserved, keep this field in default value for normal operation.
7:2	JamLT	R/W	6'h0	Define Jam Limit for backpressure collision account. Normally set this field at 19h. It can avoid HUB port going to partition state due to too many collisions. AX88180 will skip one frame collision backpressure when collision counter equal to JamLT. The collision count will be reset to zero when

				every transmit frame with no collision or receive a frame with no backpressure collision.
1:0	-	R/W	2'b00	Reserved, must set to '2'b00' for normal operation

#### 4.17 MAC\_CFG3--MAC Configuration3 Register

Offset Address = FC4Ch

Default = 32'h0000\_060E

Field	Name	Type	Default	Description
15	NOABORT	R/W	0	No Abort When this bit is enabled, MAC will keep retry transmit current frame even excessive collision otherwise it will abort current transmission due to excessive collision. 1 = enable 0 = disable
13:7	IPGR1	R/W	7'h0c	Inter-Frame Gap segment1
6:0	IPGR2	R/W	7'h0E	Inter-Frame Gap segment2

#### 4.18 TXPAUT--TX Pause Time Register

Offset Address= FC54h

Default = 32'h001F\_E000

Field	Name	Type	Default	Description
31:23	-	R	All 0's	Reserved
22:0	TXPVAL	R/W	23'h1F_E000	TX Pause Time out In 1000Mbps mode, this field must be set to 23'h1F_E000. In 10/100Mbps mode, this field must be set to 23'h7F_8000. It is used to re-transmit a pause-on frame when pause timer expired and receive buffer still not enough.

#### 4.19 RXBTHD0--RX buffer Threshold0 Register

Offset Address= FC58h

Default = 32'h0000\_0300

Field	Name	Type	Default	Description
31:11	-	R	All 0's	Reserved
10:0	RXLOWB	R/W	11'h300	RX Remainder Capacity Low-Bound This field defines as the remainder capacity of RX buffer for pause operation. If the flow control (bit12 of MAC_CFG0) is enabled, MAC will send pause frame when the available space of receive buffer is less than this value. The unit is 16-byte.

#### 4.20 RXBTHD1--RX Buffer Threshold1 Register

Offset Address= FC5Ch

Default = 32'h0000\_0600

Field	Name	Type	Default	Description
31:11	-	R	All 0's	Reserved
10:0	RXHIGHB	R/W	11'h600	RX Remainder Capacity Upper-Bound This field defines as upper bound of remainder size of RX buffer for pause operation. If the flow control is enabled, MAC will stop to send pause

				frame until the available space of receive buffer is more than this value. The unit is 16-byte.
--	--	--	--	--

#### 4.21 RXFULTHD--RX Buffer Full Threshold Register

Offset Address= FC60h

Default = 32'h0000\_0100

Field	Name	Type	Default	Description
31:11	-	R	All 0's	Reserved
10:0	RXFULB	R/W	11'h100	RX Full Threshold This field defines the least capacity of RX buffer. AX88180 will cause RX full if it remains capacity under this value. The unit is 16-byte.

#### 4.22 MISC—Misc. Control Register

Offset Address= FC68h

Default = 32'h0000\_0013

Field	Name	Type	Default	Description
31:6	-	R	All 0's	Reserved
5	WAKE_LNK	R/W	0	WAKE-UP by Link-Up Function If this bit is enabled, MAC will drive wakeup pin whenever there is link-up occurrence. The polarity of wakeup pin is according to bit0 of CMD register. 1= enable 0= disable
4	WAKE_MAG	R/W	1	WAKE-UP by Magic Packet If this bit is enabled, MAC will drive wakeup pin whenever there is magic packet detected by hardware. The polarity of wakeup pin is according to bit0 of CMD register. 1= enable wake-up by magic packet 0 = disable (default)
3:2	-	R/W	2'b00	Reserved
1	-	R/W	1	Reserved
0	SRST_MAC	R/W	1	Software Reset MAC core Driver set this bit to '0' to reset core of MAC. The reset duration is depended on whenever this bit is de-asserted by driver. There are only RXCURT and RXBOUND registers will be clear by this bit. Others registers will not be affected 1 = in normal operation 0 = in reset status

#### 4.23 MACID0--MAC ID0 Register

Offset Address = FC70h

Default = 32'h0000\_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved.
15:0	MID15_0	R/W	16'h0000	MAC ID Address [15:0]. This field defines lower address bit15 to bit0 of MAC. The MACID0, MACID1 and MACID2 combine into 48-bit MAC address. The MAC address format is [47:0] = {MACID2[15:0], MACID1[15:0], MACID0[15:0]}. If the EEPROM is attached, this field will be auto-loaded from EEPROM after hardware reset.



#### 4.24 MACID1--MAC ID1 Register

Offset Address = FC74h

Default = 32'h0000\_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved.
15:0	MID31_16	R/W	16'h0000	MAC ID Address [31:16].

#### 4.25 MACID2--MAC ID2 Register

Offset Address = FC78h

Default = 32'h0000\_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved.
15:0	MID47_32	R/W	16'h0000	MAC ID Address [47:32].

#### 4.26 TXLEN--TX Length Register

Offset Address = FC7Ch

Default = 32'h0000\_05FC

Field	Name	Type	Default	Description
31:11	-	R	All 0's	Reserved
10:0	MAXTXLEN	R/W	11'h5FC	Max TX packet size This field defines the maximum raw packet size in transmittance. It is not included 4 bytes CRC.

#### 4.27 RXFILTER--RX Packet Filter Register

Offset Address = FC80h

Default = 32'h0000\_0004

Field	Name	Type	Default	Description
31:6	-	R	All 0's	Reserved
5	GOODCRC	R/W	0	Good CRC enable When this bit is enabled, AX88180 will receive any packet of good CRC. 1 = enable 0 = disable
4	MULTI_HASH	R/W	0	Receive Multicast packet by <i>lookup hash table</i> . When this is enabled, AX88180 will receive multicast packet by the hash mapping function. It will refer to HASTAB0, HASHTAB1, HASHTAB2 and HASHTAB3 to look up the table. 1 = enable 0 = disable
3	BROADCAST	R/W	0	Receive Broadcast packet When this bit is enabled, AX88180 will receive the broadcast packet 1 = enable 0 = disable
2	UNICAST	R/W	1	Receive Directed Packet. If this bit is enabled, AX88180 will compare the destination address field of received packet with the address of MAC (refer to MACID0, MACID1, MACID2). When it is matched and good CRC, the packet will be passed to driver. Otherwise it will be dropped.

				1 = enable 0 = disable
1	MULTICAST	R/W	0	Receive all Multicast Packets. If this bit is enabled, any multicast packet (good CRC) will be received and passed to driver. 1 = enable 0 = disable
0	RXANY	R/W	0	Receive Anything. If this bit is enabled, any packet whether it is good or fail will be received and passed to driver. 1 = enable 0 = disable

#### 4.28 MDIOCTRL--MDIO Control Register

Offset Address = FC84h

Default = 32'h0000\_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15	WTEN	R/W	0	Write Enable. Driver enables this bit to issue a write cycle to PHY, it will be auto-cleared when AX88180 finishes the write cycle 1 = enable 0 = disable
14	RDEN	R/W	0	Read Enable. Driver enables this bit to issue a read cycle to PHY. This bit will be auto-cleared when AX88180 finishes the read cycle 1 = enable 0 = disable
12:8	PHYCRIDX	R/W	5'b00000	PHY Register Index Driver sets this field to define the internal register index of PHY when it accesses PHY.
7:5	-	R	3'b000	Reserved
4:0	PHYID	R/W	5'b00000	PHY ID Driver sets the PHY ID this field. AX88180 will refer to this field when it accesses PHY by MDIO/MDC signals.

#### 4.29 MDIODP--MDIO Data Port Register

Offset Address = FC88h

Default = 32'h0000\_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15:0	MDPORT	R/W	All 0's	PHY Data Port To or from PHY data is put in this field.

#### 4.30 GPIO\_CTRL--GPIO Control Register

Offset Address = FC8Ch

Default = 32'h0000\_0003

Field	Name	Type	Default	Description
31:10	-	R	All 0's	Reserved

9	GPIO1S	R/W	0	GPIO1 Status This bit stands for the pin status of GPIO1 when it is set to input mode. 1 = high state 0 = low state
8	GPIO0S	R/W	0	GPIO0 Status This bit stands for the pin status of GPIO0 when it is set to input mode. 1 = high state 0 = low state
7:2	-	R	All 0's	Reserved
1	GPIO1DIR	R/W	1	GPIO1 Mode Direction This field defines the direction of GPIO1 pin. 1 = input mode 0 = output mode
0	GPIO0DIR	R/W	1	GPIO0 Mode Direction This field defines the direction of GPIO pin. 1 = input mode 0 = output mode

**Note:** For output mode, software must set the bit0 or bit1 to output mode then set bit8 or bit9.

### 4.31 RXINDICATOR--Receive Indicator Register

Offset Address= FC90h

Default = 32'h0000\_0000

Field	Name	Type	Default	Description
31:1	-	R	All 0's	Reserved
0	RXSTART	R/W	0	Receive Start Driver sets this bit to start or end receive operation from RX buffer of AX88180. 1= Start read RX buffer 0= End read RX buffer

### 4.32 TXST--TX Status Register

Offset Address = FC94h

Default = 32'h0000\_0000

Field	Name	Type	Default	Description
31:4	-	R	All 0's	Reserved
3	TXD3FAIL	R	0	TX Descriptor3 Transmit Fail When this bit is set 1, it means AX88180 fails in transmission of descriptor3. This bit will be self-cleared when driver reads TXST register.
2	TXD2FAIL	R	0	TX Descriptor2 Transmit Fail When this bit is set 1, it means A88180 fails in transmission of descriptor2. This bit will be self-cleared when driver reads TXST register.
1	TXD1FAIL	R	0	TX Descriptor1 Transmit Fail When this bit is set 1, it means AX88180 fails in transmission of descriptor1. This bit will be self-cleared when driver reads TXST register.
0	TXD0FAIL	R	0	TX Descriptor0 Transmit Fail When this bit is set 1, it means AX88180 fails in transmission of descriptor0. This bit will be self-cleared when driver reads TXST register.

### 4.33 MDCLKPAT--MDC Clock Pattern Register

Offset Address = FCA0h

Default = 32'h0000\_8040

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15:8	-	R/W	8'h80	Reserved, must set to 8'h80 for normal operation
7:0	MDCPAT	R/W	8'h40	MDC Clock Divide Factor This field defines the divided factor of host clock. AX88180 will refer to this field and generate a low speed clock to PHY.

#### 4.34 RXCHKSUMCNT--RX IP/UDP/TCP Checksum Error Counter

Offset Address = FCA4h

Default = 32'h0000\_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15:0	RXCHKERCNT	R/W	All 0's	RX Checksum Error Counter If the RXCHKSUM field of RX_CFG register is set to '1', MAC will check the checksum of IP, TCP or UDP packet. Whenever there is checksum error detected, this field will be added one.

#### 4.35 RXCRCNT--RX CRC Error Counter

Offset Address = FCA8h

Default = 32'h0000\_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15:0	RXCRCNT	R/W	All 0's	RX CRC32 Error Counter MAC checks the received packet. If there is a CRC error detect, this field will be added one.

#### 4.36 TXFAILCNT--TX Fail Counter

Offset Address = FCACH

Default = 32'h0000\_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15:0	TXFILCNT	R/W	All 0's	TX Fail Counter This field records the number of transmitted error for TX packet.

#### 4.37 PROMDPR--EEPROM Data Port Register

Offset Address = FCB0h

Default = 32'h0000\_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15:0	PROMDP	R/W	All 0's	EEPROM Data Port The data to or from EEPROM is set in this field.

#### 4.38 PROMCTRL--EEPROM Control Register

Offset Address= FCB4h

Default = 32'h0000\_0000

Field	Name	Type	Default	Description
31:15	-	R	All 0's	Reserved
14:12	ROM_CMD	R/W	3'b000	EEPROM Command Code. Driver set this field to represent what type command will be send to EEPROM device. 3'b110 = read command 3'b111 = erase command 3'b101 = write command
11	ROM_WT	R/W	0	Write EEPROM Set to '1' to write EEPROM, it will be auto-cleared when AX88180 finishes the write operation.
10	ROM_RD	R/W	0	Read EEPROM Set to '1' to read EEPROM, it will be cleared when MAC finished the read operation. Driver can read PROMDPR register to get the returned data.
9	ROM_RLD	R/W	0	Reload EEPROM Set to '1' to re-load EEPROM, this bit will be auto-cleared when AX88180 finishes loading operation.
8	-	R	0	Reserved
7:0	ROM_ADDR	R/W	8'h00	EEPROM Address Set this field to define the address for serial EEPROM access. (only support 16-bit data access, e.g. 93C56 type)

#### 4.39 MAXRXLEN--Max. RX Packet Length Register

Offset Address= FCB8h

Default = 32'h0000\_0600

Field	Name	Type	Default	Description
31:11	-	R	All 0's	Reserved
10:0	RXLEN	R/W	11'h600	Max RX Packet length This field defines the max length of received packet. It doesn't include 4-byte CRC.

#### 4.40 HASHTAB0--Hash Table0 Register

Offset Address = FCC0h

Default = 32'h0000\_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15:0	HTAB0	R/W	16'h0000	Hash table: bit15~bit0 Driver sets HASHTAB0, HASHTAB1, HASHTAB2 and HASHTAB3 to define 64-bit hash table. AX88180 will refer this table to check multicast packet if multicast filter is enabled for RX. When AX88180 receives a packet then it extracts the destination address (DA). The DA is calculated by CRC32 algorithm. After the operation, AX88180 will grab the MSB[31:27] of result as hash table index. The range of index is from 0 to 63

#### 4.41 HASHTAB1--Hash Table1 Register

Offset Address = FCC4h

Default = 32'h0000\_0000

Field	Name	Type	Default	Description
-------	------	------	---------	-------------

31:16	-	R	All 0's	Reserved
15:0	HTAB1	R/W	16'h0000	Hash table: bit31~bit16

#### 4.42 HASHTAB2--Hash Table2 Register

Offset Address = FCC8h

Default = 32'h0000\_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15:0	HTAB2	R/W	16'h0000	Hash table: bit47~bit32

#### 4.43 HASHTAB3--Hash Table3 Register

Offset Address = FCCCh

Default = 32'h0000\_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15:0	HTAB3	R/W	16'h0000	Hash table: bit63 ~ bit48

#### 4.44 DOGTHD0—Watch Dog Timer Threshold0 Register

Offset Address = FCE0h

Default = 32'h0000\_FFFF

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15:0	DOGTH0	R/W	16'hFFFF	Watch Dog Timer Low Word This register and DOGTHD1[11:0] are defined to an expired threshold in internal watch dog counter. The threshold {[DOGTHD1, DOGTHD0] is a 28-bit value. To multiply 28-bit value with cycle period of a host clock is the period.

#### 4.45 DOGTHD1—Watch Dog Timer Threshold1 Register

Address = FCE4h

Default = 32'h0000\_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15	DOGEN	R/W	0	Dog Timer Enable 1 = Enable internal dog timer
14:12	-	R/W	All 0's	Reserved
11:0	DOGTH1	R/W	12'h0	Dog Timer High Field. This filed and DOGTHD0[15:0] combine to a 28-bit referred field.

#### 4.46 SOFTRST --- Software Reset Register

Address = FCECh

Default = 32'h0000\_0003

Field	Name	Type	Default	Description
31:2	-	R	All 0's	Reserved
1	-	R/W	1	Reserved



0	SRST	R/W	1	Software Reset enable Driver set this bit to '0' to reset MAC. The reset duration is depended on whenever this bit is de-asserted by driver. All of registers will be clean to default value. 1 = in normal operation 0 = in reset status
---	------	-----	---	--

## 5.0 Electrical Specification and Timings

### 5.1 DC Characteristics

#### 5.1.1 Absolute Maximum Ratings

Symbol	Description	Min	Max	Units
T <sub>STG</sub>	Storage Temperature	-40	+150	°C
VCC3	Power supply of 3.3V IO	-0.3	VCC33 + 0.3	V
VCC3R	Power supply of 3.3V IO for regulator	-0.3	VCC3R + 0.3	V
VCC2	Power supply of 2.5V IO	-0.3	VCC25 + 0.3	V
V <sub>I3</sub>	Input 3.3V voltage with 5V tolerance	-0.3	+5.5	V
V <sub>I2</sub>	Input 2.5V voltage with 3.3V tolerance	-0.3	+3.9	V

Note: Stress above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to Absolute Maximum Ratings conditions for extended period, adversely affect device life and reliability.

#### 5.1.2 General Operation Conditions

Symbol	Description	Min	Typ	Max	Units
T <sub>j</sub>	Junction temperature	0	-	115	°C
VCC2	Supply Voltage of 2.5V	2.25	2.5	2.75	V
VCC3	Supply Voltage of 3.3V	3.0	3.3	3.6	V
VCC3R	Supply voltage of 3.3V for regulator	3.0	3.3	3.6	V
V <sub>I3</sub>	Input voltage of 3.3V with 5V tolerance	0	3.3	5.25	V
V <sub>I2</sub>	Input voltage of 2.5V with 3.3V tolerance	0	2.5	3.6	V

#### 5.1.3 Leakage Current and Capacitance

Symbol	Description	Min	Typ	Max	Units
I <sub>IN</sub>	Input Leakage Current	-10	±1	+10	μA
I <sub>OZ</sub>	Tri-state leakage current	-10	±1	+10	μA
C <sub>OUT</sub>	Output capacitance	-	3.1	-	pF
C <sub>BID</sub>	Bi-directional buffer capacitance	-	3.1	-	pF

#### 5.1.4 DC Characteristics of 2.5V IO Pins

Symbol	Description	Min	Typ	Max	Units
VCC2	Power supply of 2.5V IO	2.25	2.5	2.75	V
V <sub>il</sub>	Input low voltage	-	-	0.7	V
V <sub>ih</sub>	Input high voltage	1.7	-	-	V
V <sub>ol</sub>	Output low voltage	-	-	0.4	V
V <sub>oh</sub>	Output high voltage	2.4	-	-	V
R <sub>pu</sub>	Input pull-up resistance	-	75	-	KΩ
R <sub>pd</sub>	Input pull-down resistance	-	75	-	KΩ

#### 5.1.5 DC Characteristics of 3.3V IO Pins



Symbol	Description	Min	Typ	Max	Units
VCC3	Power supply of 3.3V IO	3.0	3.3	3.6	V
Vil	Input low voltage	-	-	0.78	V
Vih	Input high voltage	2.0	-	-	V
Vol	Output low voltage	-	-	0.4	V
Voh	Output high voltage	2.4	-	-	V
Rpu	Input pull-up resistance	-	75	-	KΩ
Rpd	Input pull-down resistance	-	75	-	KΩ

### 5.1.6 Power Consumption

Symbol	Description	Min	Typ	Max	Units
I <sub>VCC2</sub>	Current consumption of VCC2, 2.5V Power On with auto-negotiation	-	98	-	mA
	Current consumption of VCC2, 2.5V 10M with traffic	-	84	-	mA
	Current consumption of VCC2, 2.5V 100M with traffic	-	90	-	mA
	Current consumption of VCC2, 2.5V 1000M with traffic	-	116	-	mA
I <sub>VCC3</sub>	Current consumption of VCC3, 3.3V Power On with auto-negotiation	-	2.7	-	mA
	Current consumption of VCC3, 3.3V 10M with traffic	-	2.7	-	mA
	Current consumption of VCC3, 3.3V 100M with traffic	-	3.1	-	mA
	Current consumption of VCC3, 3.3V 1000M with traffic	-	3.1	-	mA

Note: Based on 125Mhz reference clock of HCLK

### 5.1.7 Thermal Characteristics

#### A. Testing Condition

Environment	
PCB Layer (2S2P)	4
Maximum junction temperature (°C) -- T <sub>J</sub>	125
Ambient temperature (°C) -- T <sub>A</sub>	65
Input Power (W) -- P	1

#### B. Junction to ambient thermal resistance

Symbol	Min	Typ	Max	Units
$\theta_{JA}$ (0 m/s airflow) <sup>1</sup>	-	46.3	-	°C/W
$\theta_{JA}$ (1 m/s airflow)	-	40.3	-	°C/W
$\theta_{JA}$ (2 m/s airflow)	-	38.6	-	°C/W
$\theta_{JA}$ (3 m/s airflow)	-	37.5	-	°C/W

1: Note  $\theta_{JA}$  defined as below

$$\theta_{JA} = \frac{T_J - T_A}{P}$$

$\theta_{JA}$  : thermal resistance

T<sub>J</sub> : junction temperature

T<sub>A</sub>: ambient temperature

P : input power (watts)

$$T_J = T_A + (P \times \theta_{JA})$$

**C. Power Dissipation**


Air Flow (m/s)	0	1	2	3
Power Dissipation (watt)	1.29	1.48	1.55	1.6

**5.2 A.C. Timing Characteristics**
**5.2.1 Host Clock**
**A. Host site reference clock (HCLK)**


Description	Min	Typ.	Max	Units
Reference frequency	-	100	-	MHz
Reference clock duty cycle	40	50	60	%

**B. 125M reference clock**

Description	Min	Typ.	Max	Units
Reference frequency	-	125	-	MHz
Reference clock duty cycle	45	50	55	%

**5.2.2 Reset Timing**



Symbol	Description	Min	Typ.	Max	Units
Trst	Reset pulse width	2	-	-	ms

**5.2.3 Host Single Write Timing**


Symbol	Description	Min	Typ.	Max	Units
Tsetup	CSN, WEN to HCLK setup timing	5	-	-	ns
Tar	HA exceed to WEN timing	0			HCLK
Tad	HA exceed to WEN timing	0			HCLK
Tvalid_cycle	A Valid write cycle timing- Note	4	-	-	HCLK

Note: Base on 100MHz reference clock


#### 5.2.4 Host Fast Write Timing



Symbol	Description	Min	Typ.	Max	Units
Twen	Valid write cycle timing-- Note	4	-	-	HCLK
Tidle	WEN de-asserted timing	0			HCLK


Note: Based on 100MHz reference clock

#### 5.2.5 Host Single Read Timing



Symbol	Description	Min	Typ.	Max	Units
Tsetup	CSN,OEN to HCLK setup timing	5	-	-	ns
Tar	HA exceed to OEN timing	0			HCLK
Tad	HA exceed to OEN timing	0			HCLK
Tovd	OEN assert to valid data timing	28	-	-	ns
Tdh	Valid data hold timing to OEN de-asserted	0			ns


### 5.2.6 Host Fast Read Timing



Symbol	Description	Min	Typ.	Max	Units
Tovd	OEN assert to valid data timing	28	-	-	ns
Tad	Burst mode address to valid data	38			ns
Tidle	OEN de-asserted timing	0	-	-	HCLK
Tdh	Valid data hold timing to OEN de-asserted	0			ns


Note: Based on 100MHz reference clock

### 5.2.7 RGMII Clock Timing



Symbol	Description	Min	Typ.	Max	Units
Tcycle-1000	Cycle timing for 1000Base-T	7.2	8	8.8	ns
Thi-1000	High Timing for 1000Base-T	3.6	4	4.4	ns
Tlo-1000	Low timing for 1000Base-T	3.6	4	4.4	ns
Tcycle -100	Cycle timing for 100Base-T	32	40	44	ns
Thi-100	High Timing for 100Base-T	16	20	22	ns
Tlo-100	Low timing for 100Base-T	16	20	22	ns
Tcycle -10	Cycle timing for 10Base-T	320	400	440	ns
Thi-10	High Timing for 10Base-T	160	200	220	ns
Tlo-10	Low timing for 100Base-T	160	200	220	ns
Trising	Rising timing	-	0.8	-	ns
Tfall	Fall timing	-	0.8	-	ns


### 5.2.8 RMII Receive Timing (100Mbps)



Symbol	Description	Min	Typ.	Max	Units
Tsetup	Setup timing to RXCLK (at AX88180)	1.0	-	-	ns
Thold	Hold timing to RXCLK (at AX88180)	1.0			ns

**Note:** PHY adds the delay in RXCLK


### 5.2.9 RGMII Transmit Timing



Symbol	Description	Min	Typ.	Max	Units
Tskew	Data to clock TXCX skew	-500	0	+500	ps
Tdelay	Data to clock in PHY site	1.5		2.0	ns

**Note:** PHY needs to add delay in TXCX


### 5.2.10 MDIO Timing



Symbol	Description	Min	Typ.	Max	Units
Tclk	MDC clock timing*		1340	-	ns
Tod	MDC falling edge to MDIO output delay		-	32	ns
Ts	MDIO data input setup timing	8	-	-	ns
Th	MDIO data input hold timing	4	-	-	ns

\*Note: hclk is 100MHz case.


### 5.2.11 Serial EEPROM Timing



Symbol	Description	Min	Typ.	Max	Units
Tclk	EECLK clock timing*		1370	-	ns
Tod	EECLK falling edge to EEDI output delay		-	5	ns
Ts	EEDO data input setup timing	10	-	-	ns
Th	EEDO data input hold timing	16	-	-	ns
Tscs	EECS output valid to EECLK rising edge	650			ns
Thcs	EECLK falling edge to EECS invalid timing	0			ns
Tlcs	Minimum EECS low timing	-	560	-	ns

\*Note: hclk is 100MHz case.

## 6.0 Package Information



SYMBOL	MILIMETER		
	MIN.	NOM	MAX
A1	0.05	0.1	
A2	1.35	1.4	1.45
A			1.6
b	0.13	0.18	0.23
D	13.90	14.00	14.10
E	13.90	14.00	14.10
e		0.40	
Hd	15.85	16.00	16.15
He	15.85	16.00	16.15
L	0.45	0.60	0.75
L1		1.00	



**AX88180**

0	0		7
---	---	--	---

**Ordering Information**


<b>AX88180</b>	<b>L</b>	<b>F</b>
Product name	<b>Package LQFP</b>	<b>F: Lead Free</b>




## Appendix

### (1) 16-bit mode and separated address and data bus.

Note: the control signal of MCU is demo only.




(Type-I)




(Type-II)

## (2) 16-bit mode multiplexed address and data




## (3) 32-bit mode separated address and data bus

### (a). Linear address mode and byte aligned.




Note: For asynchronous mode, customer must provide extra OSC to output reference clock to AX88180 the same as (1, Type-II)

(b) MCU is double-word boundary and the access is pure 32-bit data



**Revision History**

<u>Revision</u>	<u>Date</u>	<u>Comment</u>
V1.0	Oct/4/2005	1. First edition
V1.1	Mar/14/2006	1. Some typo errors corrected between Pin diagram and tables 2. Host read/write timing revised in section 5 3. Some bits of registers are updated.
V1.2	May/15/2006	1. Add some connections between MCU and AX88180 in appendix.

**ASIX Electronics Corporation.**

4F, NO.8, HSIN ANN RD., HSINCHU SCIENCE PARK,  
HSINCHU, TAIWAN, R.O.C.

TEL: 886-3-5799500  
FAX: 886-3-5799558

Email: [support@asix.com.tw](mailto:support@asix.com.tw)  
Web: <http://www.asix.com.tw>