

- D, N, OR PW PACKAGE  
(TOP VIEW)**



# TPIC6C595

## POWER LOGIC 8-BIT SHIFT REGISTER


SLIS061C – JULY 1998 – REVISED APRIL 2005

### description (continued)


Outputs are low-side, open-drain DMOS transistors with output ratings of 33 V and 100 mA continuous sink-current capability. Each output provides a 250-mA maximum current limit at  $T_C = 25^\circ\text{C}$ . The current limit decreases as the junction temperature increases for additional device protection. The device also provides up to 2500 V of ESD protection when tested using the human-body model and the 200-V machine model.

The TPIC6C595 is characterized for operation over the operating case temperature range of  $-40^\circ\text{C}$  to  $125^\circ\text{C}$ .

### logic diagram (positive logic)



## schematic of inputs and outputs



## absolute maximum ratings over recommended operating case temperature range (unless otherwise noted)<sup>†</sup>

Logic supply voltage, $V_{CC}$ (see Note 1)	7 V
Logic input voltage range, $V_I$	–0.3 V to 7 V
Power DMOS drain-to-source voltage, $V_{DS}$ (see Note 2)	33 V
Continuous source-to-drain diode anode current	250 mA
Pulsed source-to-drain diode anode current (see Note 3)	500 mA
Pulsed drain current, each output, all outputs on, $I_D$ , $T_C = 25^\circ\text{C}$ (see Note 3)	250 mA
Continuous drain current, each output, all outputs on, $I_D$ , $T_C = 25^\circ\text{C}$	100 mA
Peak drain current single output, $I_{DM}$ , $T_C = 25^\circ\text{C}$ (see Note 3)	250 mA
Single-pulse avalanche energy, $E_{AS}$ (see Figure 4)	30 mJ
Avalanche current, $I_{AS}$ (see Note 4)	200 mA
Continuous total dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, $T_J$	–40°C to 150°C
Operating case temperature range, $T_C$	–40°C to 125°C
Storage temperature range, $T_{stg}$	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. All voltage values are with respect to GND.
  2. Each power DMOS source is internally connected to GND.
  3. Pulse duration  $\leq 100 \mu\text{s}$  and duty cycle  $\leq 2\%$ .
  4. DRAIN supply voltage = 15 V, starting junction temperature ( $T_{JS}$ ) = 25°C,  $L = 1.5 \text{ H}$ ,  $I_{AS} = 200 \text{ mA}$  (see Figure 4).

**DISSIPATION RATING TABLE**

PACKAGE	$T_C \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_C = 25^\circ\text{C}$	$T_C = 125^\circ\text{C}$ POWER RATING
D	1087 mW	8.7 mW/°C	217 mW
N	1470 mW	11.7 mW/°C	294 mW
PW	1372 mW	10.976 mW/°C	274 mW

# TPIC6C595

## POWER LOGIC 8-BIT SHIFT REGISTER

SLIS061C – JULY 1998 – REVISED APRIL 2005

### recommended operating conditions

	MIN	MAX	UNIT
Logic supply voltage, $V_{CC}$	4.5	5.5	V
High-level input voltage, $V_{IH}$	0.85 $V_{CC}$		V
Low-level input voltage, $V_{IL}$		0.15 $V_{CC}$	V
Pulsed drain output current, $T_C = 25^\circ\text{C}$ , $V_{CC} = 5\text{ V}$ , all outputs on (see Notes 3 and 5 and Figure 11)		250	mA
Setup time, SER IN high before SRCK $\uparrow$ , $t_{SU}$ (see Figure 2)	20		ns
Hold time, SER IN high after SRCK $\uparrow$ , $t_H$ (see Figure 2)	20		ns
Pulse duration, $t_W$ (see Figure 2)	40		ns
Operating case temperature, $T_C$	-40	125	$^\circ\text{C}$

### electrical characteristics, $V_{CC} = 5\text{ V}$ , $T_C = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{(BR)DSX}$ Drain-to-source breakdown voltage	$I_D = 1\text{ mA}$	33	37		V
$V_{SD}$ Source-to-drain diode forward voltage	$I_F = 100\text{ mA}$		0.85	1.2	V
$V_{OH}$ High-level output voltage, SER OUT	$I_{OH} = -20\text{ }\mu\text{A}$ , $V_{CC} = 4.5\text{ V}$	4.4	4.49		V
	$I_{OH} = -4\text{ mA}$ , $V_{CC} = 4.5\text{ V}$	4	4.2		
$V_{OL}$ Low-level output voltage, SER OUT	$I_{OL} = 20\text{ }\mu\text{A}$ , $V_{CC} = 4.5\text{ V}$		0.005	0.1	V
	$I_{OL} = 4\text{ mA}$ , $V_{CC} = 4.5\text{ V}$		0.3	0.5	
$I_{IH}$ High-level input current	$V_{CC} = 5.5\text{ V}$ , $V_I = V_{CC}$			1	$\mu\text{A}$
$I_{IL}$ Low-level input current	$V_{CC} = 5.5\text{ V}$ , $V_I = 0$			-1	$\mu\text{A}$
$I_{CC}$ Logic supply current	$V_{CC} = 5.5\text{ V}$	All outputs off		20	200
		All outputs on		150	
$I_{CC}(\text{FRQ})$ Logic supply current at frequency	$f_{SRCK} = 5\text{ MHz}$ , $C_L = 30\text{ pF}$ , All outputs off, See Figures 2 and 6		1.2	5	mA
$I_N$ Nominal current	$V_{DS(\text{on})} = 0.5\text{ V}$ , $T_C = 85^\circ\text{C}$ , $I_N = I_D$ , See Notes 5, 6, and 7		90		mA
$I_{DSX}$ Off-state drain current	$V_{DS} = 30\text{ V}$ , $V_{CC} = 5.5\text{ V}$		0.1	0.2	$\mu\text{A}$
	$V_{DS} = 30\text{ V}$ , $T_C = 125^\circ\text{C}$ , $V_{CC} = 5.5\text{ V}$		0.15	0.3	
$r_{DS(\text{on})}$ Static drain-source on-state resistance	$I_D = 50\text{ mA}$ , $V_{CC} = 4.5\text{ V}$	See Notes 5 and 6 and Figures 7 and 8	6.5	9	$\Omega$
	$I_D = 50\text{ mA}$ , $T_C = 125^\circ\text{C}$ , $V_{CC} = 4.5\text{ V}$		9.9	12	
	$I_D = 100\text{ mA}$ , $V_{CC} = 4.5\text{ V}$		6.8	10	

- NOTES: 3. Pulse duration  $\leq 100\text{ }\mu\text{s}$  and duty cycle  $\leq 2\%$ .  
5. Technique should limit  $T_J - T_C$  to  $10^\circ\text{C}$  maximum.  
6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.  
7. Nominal current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage drop of  $0.5\text{ V}$  at  $T_C = 85^\circ\text{C}$ .

**switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_C = 25^\circ\text{C}$**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output from $\overline{G}$	$C_L = 30\text{ pF}$ , $I_D = 75\text{ mA}$ , See Figures 1, 2, and 9		80		ns
$t_{PHL}$	Propagation delay time, high-to-low-level output from $\overline{G}$			50		ns
$t_{pd}$	Propagation delay time, SRCK to SEROUT			20		ns
$t_r$	Rise time, drain output			100		ns
$t_f$	Fall time, drain output			80		ns
$t_a$	Reverse-recovery-current rise time	$I_F = 100\text{ mA}$ , $di/dt = 10\text{ A}/\mu\text{s}$ , See Notes 5 and 6 and Figure 3		100		ns
$t_{rr}$	Reverse-recovery time			120		


NOTES: 5. Technique should limit  $T_J - T_C$  to  $10^\circ\text{C}$  maximum.

6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

**thermal resistance**

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
$R_{\theta JA}$	Thermal resistance, junction-to-ambient	D package		115	$^\circ\text{C}/\text{W}$
		N package		85	
		PW package		108	

**PARAMETER MEASUREMENT INFORMATION**



NOTES: A. The word generator has the following characteristics:  $t_r \leq 10\text{ ns}$ ,  $t_f \leq 10\text{ ns}$ ,  $t_w = 300\text{ ns}$ , pulsed repetition rate (PRR) =  $5\text{ kHz}$ ,  $Z_O = 50\text{ }\Omega$ .


B.  $C_L$  includes probe and jig capacitance.

**Figure 1. Resistive-Load Test Circuit and Voltage Waveforms**

# TPIC6C595 POWER LOGIC 8-BIT SHIFT REGISTER


SLIS061C – JULY 1998 – REVISED APRIL 2005

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The word generator has the following characteristics:  $t_r \leq 10$  ns,  $t_f \leq 10$  ns,  $t_w = 300$  ns, pulsed repetition rate (PRR) = 5 kHz,  $Z_O = 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.


Figure 2. Test Circuit, Switching Times, and Voltage Waveforms




- NOTES: A. The DRAIN terminal under test is connected to the TP K test point. All other terminals are connected together and connected to the TP A test point.  
B. The  $V_{GG}$  amplitude and  $R_G$  are adjusted for  $di/dt = 10$  A/μs. A  $V_{GG}$  double-pulse train is used to set  $I_F = 0.1$  A, where  $t_1 = 10$  μs,  $t_2 = 7$  μs, and  $t_3 = 3$  μs.

Figure 3. Reverse-Recovery-Current Test Circuit and Waveforms of Source-to-Drain Diode

## PARAMETER MEASUREMENT INFORMATION



**SINGLE-PULSE AVALANCHE ENERGY TEST CIRCUIT**





**VOLTAGE AND CURRENT WAVEFORMS**

- NOTES: A. The word generator has the following characteristics:  $t_r \leq 10$  ns,  $t_f \leq 10$  ns,  $Z_O = 50 \Omega$ .  
B. Input pulse duration,  $t_w$ , is increased until peak current  $I_{AS} = 200$  mA.  
Energy test level is defined as  $E_{AS} = I_{AS} \times V_{(BR)DSX} \times t_{av}/2 = 30$  mJ.

**Figure 4. Single-Pulse Avalanche Energy Test Circuit and Waveforms**

## TYPICAL CHARACTERISTICS



TPIC6C595  
POWER LOGIC 8-BIT SHIFT REGISTER

SLIS061C – JULY 1998 – REVISED APRIL 2005

TYPICAL CHARACTERISTICS




Figure 7




Figure 8




Figure 9

NOTE A: Technique should limit  $T_J - T_C$  to  $10^\circ\text{C}$  maximum.



## THERMAL INFORMATION




Figure 10





Figure 11

# TPIC6C595 POWER LOGIC 8-BIT SHIFT REGISTER

SLIS061C – JULY 1998 – REVISED APRIL 2005

## THERMAL INFORMATION

D PACKAGE†  
NORMALIZED JUNCTION-TO-AMBIENT THERMAL RESISTANCE  
vs  
PULSE DURATION



† Device mounted on FR4 printed-circuit board with no heat sink

NOTES:  $Z_{\theta A}(t) = r(t) R_{\theta JA}$   
 $t_W$  = pulse duration  
 $t_C$  = cycle time  
 $d$  = duty cycle =  $t_W/t_C$

Figure 12

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPIC6C595D	ACTIVE	SOIC	D	16	40	TBD	CU NIPDAU	Level-1-220C-UNLIM
TPIC6C595DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPIC6C595DR	ACTIVE	SOIC	D	16	2500	TBD	CU NIPDAU	Level-1-220C-UNLIM
TPIC6C595DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPIC6C595N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TPIC6C595PW	ACTIVE	TSSOP	PW	16	90	TBD	CU NIPDAU	Level-1-220C-UNLIM
TPIC6C595PWR	ACTIVE	TSSOP	PW	16	2000	TBD	CU NIPDAU	Level-1-220C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

N (R-PDIP-T\*\*)

16 PINS SHOWN

## PLASTIC DUAL-IN-LINE PACKAGE



PINS ** DIM	14	16	18	20
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS-001 VARIATION	AA	BB	AC	AD



4040049/E 12/2002

NOTES:

- A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.
-  Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).  
 The 20 pin end lead shoulder width is a vendor option, either half or full width.

## D (R-PDSO-G16)

## PLASTIC SMALL-OUTLINE PACKAGE



4040047-4/F 07/2004

## PW (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated