Difference between revisions of "HERMES"
Line 27: | Line 27: | ||
Hardware block diagram: | Hardware block diagram: | ||
− | http://hpsdr.org/wiki/index.php?title=Image: | + | http://hpsdr.org/wiki/index.php?title=Image:Hardware_Block_Diagram_V1_5.jpg |
Current status ( 20 April 09 ), Project proposal open for comment. Looking to nail ‘major’ hardware decisions by the end of the month. Initial draft schematics will then be produced and placed here on the Wiki for comment. | Current status ( 20 April 09 ), Project proposal open for comment. Looking to nail ‘major’ hardware decisions by the end of the month. Initial draft schematics will then be produced and placed here on the Wiki for comment. | ||
Kevin – M0KHZ | Kevin – M0KHZ |
Revision as of 21:52, 20 April 2009
Hermes - A DUC/DDC Transceiver
Project Leader: Kevin M0KHZ
Following the outstanding success of Mercury and Penelope, and while investigating the verilog code for both, I had the insane idea of merging the verilog code of Mercury and Penelope into a single fpga! I played around with this idea for a while and the more I thought about it the more I liked the idea.
So here is the proposal, to develop a single board HPSDR based on the hardware of Mercury and Penelope and a single large fpga.
This board would have PC connectivity by USB. I’m planning to squeeze this all onto Euro Card sized PCB (100 x 160 mm), and if I utilize both sides I might even have room for a Pennywhistle type PA :).
Basic specs so far (nothing cast in stone)
- Fpga EP3C25Q240C or EP3C40Q240 (I think this is the largest without BGA pin out) - Mercury receive chain - Penelope transmit chain, possible small change to gain distribution - USB2 to PC data transfer - Pennywhistle PA (if there’s room) - 10Mhz ext an option - Alex filter switching header - 2.8W stereo audio PA - 13.5V supply
Following the tradition of the HPSDR naming convention, I thought Hermes was appropriate as he was known for his invention and theft!
Hardware block diagram:
http://hpsdr.org/wiki/index.php?title=Image:Hardware_Block_Diagram_V1_5.jpg
Current status ( 20 April 09 ), Project proposal open for comment. Looking to nail ‘major’ hardware decisions by the end of the month. Initial draft schematics will then be produced and placed here on the Wiki for comment.
Kevin – M0KHZ