[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Xylo-SDR] Latest S3 ADC schematic

----- Original Message ----- From: "Phil Harman" <pvharman@arach.net.au>
To: "Xylo-SDR Discussion" <xylo-sdr@lists.ae5k.us>
Sent: Monday, January 02, 2006 2:15 AM
Subject: Re: [Xylo-SDR] Latest S3 ADC schematic

Hi Leon,

Thanks for posting your latest circuit. You may need to pass the 24.576MHz
clock across to your FPGA. That is unless you know a way of running with out
it - in which case please let the rest of us know how!

Presently Bill and I are using two state machines in the FPGA - one runs of the 24.576MHz clock and talks to the A/D converter and the other off the FX2 clock (12/24/48MHz) and talks to the FX2. The FX2 USB connection appears to be very unforgiving if you don't use its clock for any USB associated tasks.

I was intending to make the ADC interface asynchronous. Do you think I'll have a problem? I'll add the connection, just in case.