[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Xylo-SDR] Eurocard Cyclone II PCB

To: "Xylo-SDR Discussion" <[email protected]>
Subject: Re: [Xylo-SDR] Eurocard Cyclone II PCB
From: "Leon Heller" <[email protected]>
Date: Sun, 8 Jan 2006 14:39:03 -0000
Delivered-to: [email protected]
List-archive: </pipermail/xylo-sdr-ae5k.us>
List-help: <mailto:[email protected]?subject=help>
List-id: Xylo-SDR Discussion <xylo-sdr-ae5k.us>
List-post: <mailto:[email protected]>
List-subscribe: <http://lists.ae5k.us/listinfo.cgi/xylo-sdr-ae5k.us>, <mailto:[email protected]?subject=subscribe>
List-unsubscribe: <http://lists.ae5k.us/listinfo.cgi/xylo-sdr-ae5k.us>, <mailto:[email protected]?subject=unsubscribe>
References: <002001c61460$63b1cb10$7501a8c0@Development>
Reply-to: Xylo-SDR Discussion <[email protected]>

----- Original Message -----From: "Eric Ellison" <[email protected]>

To: "'Xylo-SDR Discussion'" <[email protected]>
Sent: Sunday, January 08, 2006 2:32 PM
Subject: Re: [Xylo-SDR] Eurocard Cyclone II PCB

Leon

Great! You might want to poll the group of how many and which pins to make
intra board and how many and which to make I/O from the FPGA. I guess the
power traces should be doubled along the edge. I'll leave that up to you
guys.


I'll do a draft schematic for comments.

73, Leon

References:
- Re: [Xylo-SDR] Eurocard Cyclone II PCB
  - From: "Eric Ellison" <[email protected]>

Prev by Date: Re: [Xylo-SDR] Eurocard Cyclone II PCB
Next by Date: Re: [Xylo-SDR] NRFC - (No Request For Comment)
Previous by thread: Re: [Xylo-SDR] Eurocard Cyclone II PCB
Next by thread: Re: [Xylo-SDR] Eurocard Cyclone II PCB
Index(es):
- Date
- Thread