[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Xylo-SDR] FPGA board

To: "Xylo-SDR Discussion" <xylo-sdr@lists.ae5k.us>
Subject: [Xylo-SDR] FPGA board
From: "Leon Heller" <leon.heller@bulldoghome.com>
Date: Mon, 16 Jan 2006 13:32:31 -0000
List-archive: </pipermail/xylo-sdr-ae5k.us>
List-help: <mailto:xylo-sdr-request@lists.ae5k.us?subject=help>
List-id: Xylo-SDR Discussion <xylo-sdr-ae5k.us>
List-post: <mailto:xylo-sdr@lists.ae5k.us>
List-subscribe: <http://lists.ae5k.us/listinfo.cgi/xylo-sdr-ae5k.us>, <mailto:xylo-sdr-request@lists.ae5k.us?subject=subscribe>
List-unsubscribe: <http://lists.ae5k.us/listinfo.cgi/xylo-sdr-ae5k.us>, <mailto:xylo-sdr-request@lists.ae5k.us?subject=unsubscribe>
Reply-to: Xylo-SDR Discussion <xylo-sdr@lists.ae5k.us>

I've just uploaded the latest schematic:

http://www.leonheller.com/cyclone/cyclone_sch.pdf

I'm not sure that I've got the configuration connections correct, Alteradoesn't seem to have any diagrams of a scheme using three-wayconfiguration - JTAG using a ByteBlaster, external microcontroller andEPCS1. It should be similar to the arrangement on the Xylo board.


73, Leon
--
Leon Heller, G1HSM
leon.heller@bulldoghome.com

http://www.geocities.com/leon_heller

Follow-Ups:
- Re: [Xylo-SDR] FPGA board
  - From: "Phil Harman" <pvharman@arach.net.au>
- Re: [Xylo-SDR] FPGA board
  - From: Philip Covington <p.covington@gmail.com>

Prev by Date: [Xylo-SDR] FPGA board
Next by Date: Re: [Xylo-SDR] FPGA board
Previous by thread: Re: [Xylo-SDR] FPGA board
Next by thread: Re: [Xylo-SDR] FPGA board
Index(es):
- Date
- Thread