[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Xylo-SDR] FPGA pin names in schematic

Would it be too late to add one more tiny feature?

A I/O pin from the FPGA to a emitter follower with the output connected to a SNA female connector close to the front of the card, why? If in the future we implement a Digital DDS on the FPGA you don't want it coming out the bus, it will radiate too much.

Kind of late, but better late than never.

At 11:52 PM 1/19/2006, you wrote:
Now that I'm about to start connecting the FPGA to the connector etc. it
would make sense to add net names to the FPGA I/O pins so that the Pulsonix
PCB software will automagically connect them to the bus I've created in the
schematic. I was thinking of simply using the pin number, like IO_23. Has
anyone got a better suggestion?

73, Leon
Leon Heller, G1HSM

Xylo-SDR mailing list
To post msg: Xylo-SDR@ae5k.us
Subscription help: http://lists.ae5k.us/listinfo.cgi/xylo-sdr-ae5k.us
Xylo-SDR web page: http://xylo-sdr.ae5k.us
Forum pages: http://www.hamsdr.com/hamsdrforum/
Archives: http://lists.ae5k.us/pipermail/xylo-sdr-ae5k.us/

Cecil Bayona

"I fail to see why doing the same thing over and over and getting the same results every time is insanity: I've almost proved it isn't; only a few more tests now and I'm sure results will differ this time ... "