[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Xylo-SDR] Teamspeak FPGA discussion - Have we painted ourselves into a corner? Boxed ourselves in?

To: Xylo-SDR Discussion <xylo-sdr@lists.ae5k.us>
Subject: Re: [Xylo-SDR] Teamspeak FPGA discussion - Have we painted ourselves into a corner? Boxed ourselves in?
From: Lyle Johnson <kk7p@wavecable.com>
Date: Sat, 21 Jan 2006 15:03:47 -0800
In-reply-to: <002c01c61ec4$f2d44a20$7501a8c0@Development>
List-archive: </pipermail/xylo-sdr-ae5k.us>
List-help: <mailto:xylo-sdr-request@lists.ae5k.us?subject=help>
List-id: Xylo-SDR Discussion <xylo-sdr-ae5k.us>
List-post: <mailto:xylo-sdr@lists.ae5k.us>
List-subscribe: <http://lists.ae5k.us/listinfo.cgi/xylo-sdr-ae5k.us>, <mailto:xylo-sdr-request@lists.ae5k.us?subject=subscribe>
List-unsubscribe: <http://lists.ae5k.us/listinfo.cgi/xylo-sdr-ae5k.us>, <mailto:xylo-sdr-request@lists.ae5k.us?subject=unsubscribe>
References: <002c01c61ec4$f2d44a20$7501a8c0@Development>
Reply-to: Xylo-SDR Discussion <xylo-sdr@lists.ae5k.us>
User-agent: Mozilla Thunderbird 1.0.7 (Windows/20050923)

I’m for going back to the PCI buss passive backplane design

PCI bus requires a pretty complex control scheme. If you're going touse PCI, why not just make plug-in cards for a PC?

The beauty of the 96-pin DIN connector on a passive backplane is thatthere is effectively no overhead. Think S-100 bus from decades gone by.It's just traces and pin definitions, nothing more.

73,

Lyle KK7P

Follow-Ups:
- Re: [Xylo-SDR] Teamspeak FPGA discussion - Have we painted ourselves into a corner? Boxed ourselves in?
  - From: "Eric Ellison" <ecellison@comcast.net>

References:
- [Xylo-SDR] Teamspeak FPGA discussion - Have we painted ourselves into a corner? Boxed ourselves in?
  - From: "Eric Ellison" <ecellison@comcast.net>

Prev by Date: Re: [Xylo-SDR] Teamspeak FPGA discussion - Have we painted ourselves into a corner? Boxed ourselves in?
Next by Date: Re: [Xylo-SDR] Teamspeak FPGA discussion - Have we paintedourselves into a corner? Boxed ourselves in?
Previous by thread: Re: [Xylo-SDR] Teamspeak FPGA discussion - Have we paintedourselves into a corner? Boxed ourselves in?
Next by thread: Re: [Xylo-SDR] Teamspeak FPGA discussion - Have we painted ourselves into a corner? Boxed ourselves in?
Index(es):
- Date
- Thread