User contributions
From HPSDRwiki
(newest | oldest) View (newer 20 | older 20) (20 | 50 | 100 | 250 | 500)
- 17:48, 8 May 2009 (diff | hist) . . (+117) . . PENELOPE (add links to new pages)
- 17:41, 8 May 2009 (diff | hist) . . (+2,125) . . Penelope - Trouble Shooting (start)
- 17:05, 8 May 2009 (diff | hist) . . (+784) . . N Penelope - Trouble Shooting (start)
- 16:51, 8 May 2009 (diff | hist) . . (+171) . . N Talk:Penelope - Manufacturing (request) (current)
- 16:50, 8 May 2009 (diff | hist) . . (+291) . . N Penelope - Manufacturing (New page: The Penelope board was released to [http://www.tapr.org/ TAPR] for manufacturing in mid 2008. TAPR manufactured xxx? boards. In early 2009 Loch Leiterplatten GMBH in Berlin ...)
- 16:24, 8 May 2009 (diff | hist) . . (-1) . . Talk:Penelope - Development History (sp) (current)
- 16:23, 8 May 2009 (diff | hist) . . (+256) . . N Talk:Penelope - Development History (note re new page)
- 16:15, 8 May 2009 (diff | hist) . . (+4,527) . . N Penelope - Development History (start)
- 23:27, 7 May 2009 (diff | hist) . . (+821) . . HPSDRwiki:General disclaimer (add cc by sa)
- 00:31, 6 May 2009 (diff | hist) . . (+1) . . HPSDRwiki:Copyrights (add ,)
- 00:31, 6 May 2009 (diff | hist) . . (-4) . . HPSDRwiki:About (delete extra word)
- 00:30, 6 May 2009 (diff | hist) . . (+273) . . N HPSDRwiki:About (create it)
- 23:52, 5 May 2009 (diff | hist) . . (+78) . . PowerSDR (add link to image)
- 23:31, 5 May 2009 (diff | hist) . . (+77) . . PowerSDR (add board names)
- 23:29, 5 May 2009 (diff | hist) . . (+263) . . N PowerSDR (start powerSDR page)
- 23:16, 5 May 2009 (diff | hist) . . (+4) . . MERCURY (→MERCURY - 0-30MHz Direct Sampling Receiver: link to PowerSDR)
- 04:57, 5 May 2009 (diff | hist) . . (-1) . . Verilog (sp it right!)
- 02:48, 5 May 2009 (diff | hist) . . (-4,935) . . User:VK2NRA/sandbox (→HPSDR Verilog Class: remove - moved to sandbox2)
- 02:26, 5 May 2009 (diff | hist) . . (+4,388) . . N User:VK2NRA/sandbox2 (lectures...)
- 02:20, 5 May 2009 (diff | hist) . . (+3) . . ANCILLARY (→FPGA Programming: Verilog & VHDL: link Verilog)
(newest | oldest) View (newer 20 | older 20) (20 | 50 | 100 | 250 | 500)