[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Xylo-SDR] FPGA pin names in schematic

To: "Xylo-SDR Discussion" <xylo-sdr@lists.ae5k.us>
Subject: [Xylo-SDR] FPGA pin names in schematic
From: "Leon Heller" <leon.heller@bulldoghome.com>
Date: Fri, 20 Jan 2006 05:52:25 -0000
List-archive: </pipermail/xylo-sdr-ae5k.us>
List-help: <mailto:xylo-sdr-request@lists.ae5k.us?subject=help>
List-id: Xylo-SDR Discussion <xylo-sdr-ae5k.us>
List-post: <mailto:xylo-sdr@lists.ae5k.us>
List-subscribe: <http://lists.ae5k.us/listinfo.cgi/xylo-sdr-ae5k.us>, <mailto:xylo-sdr-request@lists.ae5k.us?subject=subscribe>
List-unsubscribe: <http://lists.ae5k.us/listinfo.cgi/xylo-sdr-ae5k.us>, <mailto:xylo-sdr-request@lists.ae5k.us?subject=unsubscribe>
Reply-to: Xylo-SDR Discussion <xylo-sdr@lists.ae5k.us>

Now that I'm about to start connecting the FPGA to the connector etc. itwould make sense to add net names to the FPGA I/O pins so that the PulsonixPCB software will automagically connect them to the bus I've created in theschematic. I was thinking of simply using the pin number, like IO_23. Hasanyone got a better suggestion?


73, Leon
--
Leon Heller, G1HSM
leon.heller@bulldoghome.com

http://www.geocities.com/leon_heller

Follow-Ups:
- Re: [Xylo-SDR] FPGA pin names in schematic
  - From: KD5NWA <kd5nwa@cox.net>
- Re: [Xylo-SDR] FPGA pin names in schematic
  - From: "Ahti Aintila" <ahti@attocon.com>

Prev by Date: Re: [Xylo-SDR] Contest Announcement
Next by Date: Re: [Xylo-SDR] FPGA pin names in schematic
Previous by thread: [Xylo-SDR] Teamspeak Audio - 01-19-06 (thanks to Bob VE3GKM) C U next wednesday.
Next by thread: Re: [Xylo-SDR] FPGA pin names in schematic
Index(es):
- Date
- Thread