[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Xylo-SDR] Wolfson interface



Hi Phil,

I find that if I simulate my interface using the 24.576MHz clock rather than the 12/24/48MHz FX2 clock then it runs works OK without any Undefined states.

Does this mean that I need to feed this clock into the FPGA and use it rather than the FX2 clock?

73's  Phil..




--
No virus found in this outgoing message.
Checked by AVG Free Edition.
Version: 7.1.371 / Virus Database: 267.13.13/197 - Release Date: 9/12/2005