[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Xylo-SDR] Fundamental Atlas design decisions

>The LTC2208 Mercury board's initial mode will be to output serial I2S
>data at <= 250 kSPS to the FPGA/USB or DSP board, so I don't need bus
>speeds much over 10 MHz either.

>73 de Phil C

Do you intend on having a FPGA on the Mercury board to convert the
LTC2208 LVDS/CMOS parallel data to I2S ?

- Ray   WB6TPU