For folks building up a Xylo/Wolfson prototype based on the schematics I
posted - just discovered an error on the posted schematic. The posted
schematic shows FPGA pin 70 tied to FPGA pin 66. In fact, it should show
FPGA pin 69 tied to FPGA pin 66, and FPGA pin 70 should be a no
connection. This is based on the pin assignments the verilog code Phil
and I have been passing around.
I will probably post an updated schematic with the correction and the
TLV320AIC23B setup at the end of the weekend (once I get it wired and
tested).
Regards,
Bill (kd5tfd)
_______________________________________________
Xylo-SDR mailing list
To post msg: Xylo-SDR@ae5k.us
Subscription help: http://lists.ae5k.us/listinfo.cgi/xylo-sdr-ae5k.us
Xylo-SDR web page: http://xylo-sdr.ae5k.us
Forum pages: http://www.hamsdr.com/hamsdrforum/
Archives: http://lists.ae5k.us/pipermail/xylo-sdr-ae5k.us/
--
No virus found in this incoming message.
Checked by AVG Free Edition.
Version: 7.1.375 / Virus Database: 268.1.0/269 - Release Date: 24/02/2006