[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Xylo-SDR] FPGA pin names in schematic

Phil has been looking at that, maybe he can tell us what he thinking on the subject.

I think you need a DAC and a elliptical filter. you may want to look at the DDS-60 board, it has all the components all figured out for the filter and amplifier, except the DAC part

Phil Harman, or anybody please chime in so Leon can put it in before making a prototype.

We have been discussing how to make a cleaner DDS, and it requires a high precision Sine table with as many as 32K to 64K entries. If we use the internal RAM to hold those values, it being very fast, we might need RAM on the outside for use in buffers, etc. By the way, how wide is the RAM that you have put in? A lot of the boards that have RAM have one chip that is 16 bits wide, so every 10 ns you can pull out a 16 bit precision number to feed the DAC or FX2. If the internal RAM is not big enough then we are going to need to use the external RAM and it needs to be 16 bit wide to minimize the number of fetches.

This where a second precision optional clock device besides the 24.4xx MHz comes in feeding a clock input pin, you want the DDS STATE clock as high as the RAM will tolerate, if we use internal RAM for the Sine table, our clock could be in the 200MHz range, which would give better resolution and lower spurs.

We really need to get together on TeamSpeak to make sure we are not leaving something critical out of the board. >:-}

Of course all of these components are optional and you populate the board with them if needed only.

At 03:52 AM 1/20/2006, you wrote:
----- Original Message -----
From: "KD5NWA" <kd5nwa@cox.net>
To: "Xylo-SDR Discussion" <xylo-sdr@lists.ae5k.us>
Sent: Friday, January 20, 2006 6:14 AM
Subject: Re: [Xylo-SDR] FPGA pin names in schematic

> Would it be too late to add one more tiny feature?
> A I/O pin from the FPGA to a emitter follower with the output
> connected to a SNA female connector close to  the front of the card,
> why? If in the future we implement a Digital DDS on the FPGA you
> don't want it coming out the bus, it will radiate too much.
> Kind of late, but better late than never.

That's OK. I don't mind changing things until the files are sent off. Even
after that if they haven't started processing the job.

Won't it be a lot more than one pin? What about the DAC and filter?


Xylo-SDR mailing list
To post msg: Xylo-SDR@ae5k.us
Subscription help: http://lists.ae5k.us/listinfo.cgi/xylo-sdr-ae5k.us
Xylo-SDR web page: http://xylo-sdr.ae5k.us
Forum pages: http://www.hamsdr.com/hamsdrforum/
Archives: http://lists.ae5k.us/pipermail/xylo-sdr-ae5k.us/

Cecil Bayona

"I fail to see why doing the same thing over and over and getting the same results every time is insanity: I've almost proved it isn't; only a few more tests now and I'm sure results will differ this time ... "